Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 193 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  MC68HC908JB16 Technical Data
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 193 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 189Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 190Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 191Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 192Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 193Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 194Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 195Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 196Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 197Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 332 page
background image
Universal Serial Bus Module (USB)
MC68HC908JB16 — Rev. 1.1
Technical Data
Freescale Semiconductor
Universal Serial Bus Module (USB)
193
11.8.8 USB Control Register 3
TX1ST — Endpoint 0 Transmit First Flag
This read-only bit is set if the endpoint 0 data transmit flag (TXD0F) is
set when the USB control logic is setting the endpoint 0 data receive
flag (RXD0F). In other words, if an unserviced endpoint 0 transmit flag
is still set at the end of an endpoint 0 reception, then this bit will be set.
This bit lets the firmware know that the endpoint 0 transmission
happened before the endpoint 0 reception.
Reset clears this bit.
1 = IN transaction occurred before SETUP/OUT
0 = IN transaction occurred after SETUP/OUT
TX1STR — Clear Endpoint 0 Transmit First Flag
Writing a logic 1 to this write-only bit will clear the TX1ST bit if it is set.
Writing a logic 0 to the TX1STR has no effect. Reset clears this bit.
OSTALL0 — Endpoint 0 Force STALL Bit for OUT token
This read/write bit causes endpoint 0 to return a STALL handshake
when polled by an OUT token by the USB host controller. The USB
hardware clears this bit when a SETUP token is received. Reset
clears this bit.
1 = Send STALL handshake
0 = Default
Address:
$001A
Bit 7
654321
Bit 0
Read:
TX1ST
0
OSTALL0 ISTALL0
0
PULLEN ENABLE2 ENABLE1
Write:
TX1STR
Reset:
00000
0*
00
= Unimplemented
* PULLEN bit is reset by POR or LVI reset only.
Figure 11-22. USB Control Register 3 (UCR3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com