BF516F datasheet(19/68 Pages) AD

19 / 68 page

ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F

Rev. B

Page 19 of 68

January 2011

Port J

PJ0:SCL

I/O 5V TWI Serial Clock (This signal is an open-drain output and requires a pull-up

resistor. Consult version 2.1 of the I

2C specification for the proper resistor value.)

PJ1:SDA

I/O 5V TWI Serial Data (This signal is an open-drain output and requires a pull-up

resistor. Consult version 2.1 of the I

2C specification for the proper resistor value.)

Real Time Clock

RTXI

RTC Crystal Input (This ball should be pulled low when not used.)

RTXO

RTC Crystal Output (Does not three-state during hibernate)

JTAG Port

TCK

JTAG Clock

TDO

JTAG Serial Data Out

TDI

JTAG Serial Data In

TMS

JTAG Mode Select

TRST

JTAG Reset (This signal should be pulled low if the JTAG port is not used.)

EMU

Emulation Output

Clock

CLKIN

Clock/Crystal Input

XTAL

Crystal Output (If CLKBUF is enabled, does not three-state during hibernate)

CLKBUF

Buffered XTAL Output (If enabled, does not three-state during hibernate)

Mode Controls

RESET

Reset

NMI

Non-maskable Interrupt (This signal should be pulled high when not used.)

BMODE2-0

Boot Mode Strap 2-0

Voltage Regulation Interface

Power Good (This signal should be pulled low when not used.)

EXT_WAKE

Wake up Indication (Does not three-state during hibernate)

Power Supplies

ALL SUPPLIES MUST BE POWERED See Operating Conditions on Page 20.

VDDEXT

PI/O Power Supply

VDDINT

Internal Power Supply

VDDRTC

Real Time Clock Power Supply

VDDFLASH

Internal SPI Flash Power Supply

VDDMEM

PMEM Power Supply

VPPOTP

OTP Programming Voltage

VDDOTP

POTP Power Supply

GND

Ground for All Supplies

1 See Output Drive Currents on Page 50 for more information about each driver type.

2 When driven low, the PF15 signal can be used to wake up the processor from the hibernate state, either in normal GPIO mode or in Ethernet mode as PHYINT. If the pin/ball

is used for wake up, enable the feature with the PHYWE bit in the VR_CTL register, and pull-up the signal with a resistor.

3 Boot host wait is a GPIO signal toggled by the boot kernel. The mandatory external pull-up/pull-down resistor defines the signal polarity.

4 A pull-up resistor is required for the boot from external SPI EEPROM or flash (BMODE = 0x3).

Table 7. Signal Descriptions

Signal Name

Type Function

Driver

Type1

BF516F Datasheet(PDF) 19 Page - Analog Devices

BF516F Datasheet(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL