Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MD3872 Datasheet(PDF) 4 Page - Supertex, Inc

Part # MD3872
Description  Low Power, Low Noise Ultrasound Receive Front-End Eight-Channels of LNA, VGA, AAF, CPS & 12-Bit, 50MHz ADCs
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUTEX [Supertex, Inc]
Direct Link  http://www.supertex.com
Logo SUTEX - Supertex, Inc

MD3872 Datasheet(HTML) 4 Page - Supertex, Inc

  MD3872 Datasheet HTML 1Page - Supertex, Inc MD3872 Datasheet HTML 2Page - Supertex, Inc MD3872 Datasheet HTML 3Page - Supertex, Inc MD3872 Datasheet HTML 4Page - Supertex, Inc MD3872 Datasheet HTML 5Page - Supertex, Inc MD3872 Datasheet HTML 6Page - Supertex, Inc MD3872 Datasheet HTML 7Page - Supertex, Inc MD3872 Datasheet HTML 8Page - Supertex, Inc MD3872 Datasheet HTML 9Page - Supertex, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
4
Supertex inc.
www.supertex.com
MD3872
Doc.# DSFP-MD3872
B060413
Logic Inputs Characteristics
(Over operating conditions unless otherwise specified, AV
DD = DVDD= 1.8V, CWVDD =+3.3V, RSEL = Hi, RS = 50Ω, TA = 25°C)
V
IH
High-level input voltage
0.8V
DD
-
V
DD
V
---
V
IL
Low-level input voltage
0
-
0.2V
DD
V
---
I
IH
High-level input current
-
1.0
-
µA
---
I
IL
Low-level input current
-
1.0
-
µA
---
V
OH
High-level output voltage
(I
OH = 0.5mA)
-
1.79
-
V
---
V
OL
Low-level output voltage
(I
OL = 0.5mA)
-
0.05
-
V
---
C
IN
Input capacitance
-
2.0
-
pF
---
LVDS DC and Timing Characteristics
(Over operating conditions unless otherwise specified, AV
DD = DVDD= 1.8V, CWVDD =+3.3V, RSEL = Hi, RS = 50Ω, TA = 25°C)
V
DO
Differential output voltage
250
-
450
mV
---
V
OCOM
Output common-mode voltage
1.13
-
1.37
V
---
R
TERM
LVDS termination resistor
-
100
-
Ω
---
t
R
Rise time (20 % to 80 %)
-
800
-
ps
---
t
F
Fall time (80 % to 20 %)
-
800
-
ps
---
t
DCLKWH
DCLK output width high
-
4.1
-
ns
F
S = 40Msps
t
DCLKWL
DCLK output width low
-
4.1
-
t
D2D
Data valid to DCLK rise/fall
-
t
S/24
-
t
F2D
FCLK rise to DCLK rise
-
t
S/24
-
t
C2F
CLK rise to FCLK rise
-
t
S/2 + tPRP
-
Gain Control and Accuracy
(Over operating conditions unless otherwise specified, AV
DD = DVDD = 1.8V, CWVDD =+3.3V, RSEL = Hi, RS = 50Ω, TA = 25°C)
Sym
Parameter
Min
Typ
Max
Units
Conditions
V
TGC
Gain control voltage
0
-
1.8
V
Linear in dB, see Gain scaling diagram
V
GSC
Gain slope voltage
1.44
-
1.8
V
~62dB/V at 1.44V and 47.5dB/V at 1.8V
G
RANGE
Gain range
-
46.5
-
dB
GSC = 0 to +1.8V
G
SLP
Gain slope
-
47.5
-
dB/V
GSC = +1.8V
G
MAT
Ch. to ch. Gain matching
-
±1.5
-
dB
0.4 < V
TGC <1.2V
E
GAIN
Gain error
-1.6
±0.5
+1.6
dB
V
OS
Output offset voltage
-
15
-
LSB
EXT = Lo (internal reference)
R
GSC
Input resistance of GSC
-
90
-
kΩ
VTGC = 0V
I
TGC
Input current of TGC
-2.0
-
+2.0
µA
For the control range of 0V to 1.8V
td
TGC
Response time
-
500
-
ns
0 to 90% full Gain change



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com