AM79C975VCW datasheet(112/304 Pages) AMD

112 / 304 page

112

Am79C973/Am79C975

P R E L I M INARY

USER ACCESSIBLE REGISTERS

The Am79C973/Am79C975 controller has four types of

user registers: the PCI configuration registers, the Con-

trol and Status registers (CSR), the Bus Control regis-

ters (BCR), and the PHY Management registers

(ANR).

The Am79C973/Am79C975 controller implements all

PCnet-ISA (Am79C960) registers, all C-LANCE

(Am79C90) registers, plus a number of additional reg-

isters. The Am79C973/Am79C975 CSRs are compati-

ble upon power up with both the PCnet-ISA CSRs and

all of the C-LANCE CSRs.

The PCI configuration registers can be accessed in any

data width. All other registers must be accessed ac-

cording to the I/O mode that is currently selected.

When WIO mode is selected, all other register loca-

tions are defined to be 16 bits in width. When DWIO

mode is selected, all these register locations are de-

fined to be 32 bits in width, with the upper 16 bits of

most register locations marked as reserved locations

with undefined values. When performing register write

operations in DWIO mode, the upper 16 bits should al-

ways be written as zeros. When performing register

read operations in DWIO mode, the upper 16 bits of

I/O resources should always be regarded as having un-

defined values, except for CSR88.

The Am79C973/Am79C975 registers can be divided

into four groups: PCI Configuration, Setup, Running,

and Test. Registers not included in any of these cate-

gories can be assumed to be intended for diagnostic

purposes.

s PCI Configuration Registers

These registers are intended to be initialized by the

system initialization procedure (e.g., BIOS device ini-

tialization routine) to program the operation of the

Am79C973/Am79C975 controller PCI bus interface.

The following is a list of the registers that would typi-

cally need to be programmed once during the initializa-

tion of the Am79C973/Am79C975 controller within a

system:

— PCI I/O Base Address or Memory Mapped I/O

Base Address register

— PCI Expansion ROM Base Address register

— PCI Interrupt Line register

— PCI Latency Timer register

— PCI Status register

— PCI Command register

— OnNow register

s Setup Registers

These registers are intended to be initialized by the de-

vice driver to program the operation of various

Am79C973/Am79C975 controller features.

The following is a list of the registers that would typi-

cally need to be programmed once during the setup of

the Am79C973/Am79C975 controller within a system.

The control bits in each of these registers typically do

not need to be modified once they have been written.

However, there are no restrictions as to how many

times these registers may actually be accessed. Note

that if the default power up values of any of these reg-

isters is acceptable to the application, then such regis-

ters need never be accessed at all.

Note: Registers marked with “^” may be programma-

ble through the EEPROM read operation and, there-

fore, do not necessarily need to be written to by the

system initialization procedure or by the driver soft-

ware. Registers marked with “*” will be initialized by the

initialization block read operation.

CSR1

Initialization Block Address[15:0]

CSR2*

Initialization Block Address[31:16]

CSR3

Interrupt Masks and Deferral Control

CSR4

Test and Features Control

CSR5

Extended Control and Interrupt

CSR7

Extended Control and Interrupt2

CSR8*

Logical Address Filter[15:0]

CSR9*

Logical Address Filter[31:16]

CSR10*

Logical Address Filter[47:32]

CSR11*

Logical Address Filter[63:48]

CSR12*

Physical Address[15:0]

CSR13*^

Physical Address[31:16]

CSR14*^

Physical Address[47:32]

CSR15*

Mode

CSR24*

Base Address of Receive Ring Lower

CSR25*

Base Address of Receive Ring Upper

CSR30*

Base Address of Transmit Ring Lower

CSR31*

Base Address of Transmit Ring Upper

CSR47*

Transmit Polling Interval

CSR49*

Receive Polling Interval

CSR76*

Receive Ring Length

CSR78*

Transmit Ring Length

CSR80

DMA Transfer Counter and FIFO Thresh-

old Control

AM79C975VCW Datasheet(PDF) 112 Page - Advanced Micro Devices

AM79C975VCW Datasheet(HTML) 112 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL