Electronic Components Datasheet Search
  English  ▼

X  

AM79C975VCW Datasheet(PDF) 164 Page - Advanced Micro Devices

Part # AM79C975VCW
Description  PCnet??FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
PDF  304 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C975VCW Datasheet(HTML) 164 Page - Advanced Micro Devices

Back Button AM79C975VCW Datasheet HTML 160Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 161Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 162Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 163Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 164Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 165Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 166Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 167Page - Advanced Micro Devices AM79C975VCW Datasheet HTML 168Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 304 page
background image
164
Am79C973/Am79C975
P R E L I M INARY
See the section on External Ad-
dress Detection for more details.
Read/Write accessible always.
EADISEL
is
cleared
by
H_RESET and is unaffected by
S_RESET or by setting the STOP
bit.
2
SLEEP_SFEX
Setting this bit will reduce the
power consumption of the inter-
nal PHY substantially.
Read/Write accessible always.
SLEEP_SFEX is cleared to 0 by
H_RESET and is unaffected by
S_RESET or by setting the STOP
bit.
1
I2C_N1
(Am79C975 only). This bit is used
to set the operating frequency of
the SMIU core. It represents the
value in the D1 bit position (see
Appendix B on SMIU Bus Fre-
quency.
Read/Write accessible always.
I2C_N1 is cleared by H_RESET
and is unaffected by S_RESET or
by setting the STOP bit.
0
I2C_N0
(Am79C975 only). This bit is used
to set the operating frequency of
the SMIU core. It represents the
value in the D0 bit position (see
Appendix B on SMIU Bus Fre-
quency.
Read/Write accessible always.
I2C_N0 is cleared by H_RESET
and is unaffected by S_RESET or
by setting the STOP bit.
BCR4: LED 0 Status
BCR4 controls the function(s) that the LED0 pin dis-
plays. Multiple functions can be simultaneously en-
abled on this LED pin. The LED display will indicate the
logical OR of the enabled functions. BCR4 defaults to
Link Status (LNKST) with pulse stretcher enabled
(PSE = 1) and is fully programmable.
Note: When LEDPE (BCR2, bit 12) is set to 1, pro-
gramming of the LED0 Status register is enabled.
When LEDPE is cleared to 0, programming of the
LED0 register is disabled. Writes to those registers will
be ignored.
Note: Bits 15-0 in this register are programmable
through the EEPROM.
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15
LEDOUT
This bit indicates the current
(non-stretched) value of the LED
output pin. A value of 1 in this bit
indicates that the OR of the en-
abled signals is true.
The logical value of the LEDOUT
status signal is determined by the
settings of the individual Status
Enable bits of the LED register
(bits 8 and 6-0).
Read accessible always. This bit
is read only; writes have no ef-
fect. LEDOUT is unaffected by
H_RESET, S_RESET, or STOP.
14
LEDPOL
LED Polarity. When this bit has
the value 0, then the LED pin will
be driven to a LOW level whenev-
er the OR of the enabled signals
is true, and the LED pin will be
disabled and allowed to float high
whenever the OR of the enabled
signals is false (i.e., the LED out-
put will be an Open Drain output
and the output value will be the
inverse of the LEDOUT status
bit).
When this bit has the value 1,
then the LED pin will be driven to
a HIGH level whenever the OR of
the enabled signals is true, and
the LED pin will be driven to a
LOW level whenever the OR of
the enabled signals is false (i.e.,
the LED output will be a Totem
Pole output and the output value
will be the same polarity as the
LEDOUT status bit.).
The setting of this bit will not ef-
fect the polarity of the LEDOUT
bit for this register.
Read/Write accessible always.
LEDPOL is cleared by H_RESET
and is not affected by S_RESET
or setting the STOP bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com