Electronic Components Datasheet Search
  English  ▼

X  

28F008SA Datasheet(PDF) 15 Page - Intel Corporation

Part # 28F008SA
Description  8-MBIT (1-MBIT x 8) FlashFileTM MEMORY
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

28F008SA Datasheet(HTML) 15 Page - Intel Corporation

Back Button 28F008SA Datasheet HTML 11Page - Intel Corporation 28F008SA Datasheet HTML 12Page - Intel Corporation 28F008SA Datasheet HTML 13Page - Intel Corporation 28F008SA Datasheet HTML 14Page - Intel Corporation 28F008SA Datasheet HTML 15Page - Intel Corporation 28F008SA Datasheet HTML 16Page - Intel Corporation 28F008SA Datasheet HTML 17Page - Intel Corporation 28F008SA Datasheet HTML 18Page - Intel Corporation 28F008SA Datasheet HTML 19Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 33 page
background image
28F008SA
RYBY
and Byte WriteBlock Erase
Polling
RYBY
is a full CMOS output that provides a hard-
ware method of detecting byte write and block erase
completion It transitions low time tWHRL after a
write or erase command sequence is written to the
28F008SA and returns to VOH when the WSM has
finished executing the internal algorithm
RYBY
can be connected to the interrupt input of
the system CPU or controller It is active at all times
not tristated if the 28F008SA CE
or OE
inputs
are brought to VIH RYBY
is also VOH when the
device is in Erase Suspend or deep powerdown
modes
290429 – 6
Bus
Command
Comments
Operation
Write
Byte Write
Data e 40H (10H)
Setup
Address e Byte to be written
Write
Byte Write
Data to be written
Address e Byte to be written
StandbyRead
Check RYBY
VOH e Ready VOL e Busy
or
Read Status Register
Check SR7
1 e Ready 0 e Busy
Toggle OE
or CE
to
update Status Register
Repeat for subsequent bytes
Full status check can be done after each byte or after a
sequence of bytes
Write FFH after the last byte write operation to reset the
device to Ready Array Mode
FULL STATUS CHECK PROCEDURE
290429 – 7
Bus
Command
Comments
Operation
Optional
CPU may already have read
Status Register data in WSM
Read
Ready polling above
Standby
Check SR3
1 e VPP Low Detect
Standby
Check SR4
1 e Byte Write Error
SR3 MUST be cleared if set during a byte write attempt
before further attempts are allowed by the Write State
Machine
SR4 is only cleared by the Clear Status Register Command
in cases where multiple bytes are written before full status is
checked
If error is detected clear the Status Register before
attempting retry or other error recovery
Figure 7 Automated Byte Write Flowchart
15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com