Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD5380 Datasheet(PDF) 12 Page - Analog Devices

Part # AD5380
Description  40-Channel, 3 V/5 V, Single-Supply, 14-Bit, denseDAC
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5380 Datasheet(HTML) 12 Page - Analog Devices

Back Button AD5380_15 Datasheet HTML 8Page - Analog Devices AD5380_15 Datasheet HTML 9Page - Analog Devices AD5380_15 Datasheet HTML 10Page - Analog Devices AD5380_15 Datasheet HTML 11Page - Analog Devices AD5380_15 Datasheet HTML 12Page - Analog Devices AD5380_15 Datasheet HTML 13Page - Analog Devices AD5380_15 Datasheet HTML 14Page - Analog Devices AD5380_15 Datasheet HTML 15Page - Analog Devices AD5380_15 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
AD5380
Data Sheet
PARALLEL INTERFACE
DVDD = 2.7 V to 5.5 V; AVDD = 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications TMIN to TMAX,
unless otherwise noted.
Table 6.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t0
4.5
ns min
REG0, REG1, address to WR rising edge setup time
t1
4.5
ns min
REG0, REG1, address to WR rising edge hold time
t2
20
ns min
CS pulse width low
t3
20
ns min
WR pulse width low
t4
0
ns min
CS to WR falling edge setup time
t5
0
ns min
WR to CS rising edge hold time
t6
4.5
ns min
Data to WR rising edge setup time
t7
4.5
ns min
Data to WR rising edge hold time
t8
20
ns min
WR pulse width high
t94
700
ns min
Minimum WR cycle time (single-channel write)
t10
30
ns max
WR rising edge to BUSY falling edge
t114
670
ns max
BUSY pulse width low (single-channel update)
t12
30
ns min
WR rising edge to LDAC falling edge
t13
20
ns min
LDAC pulse width low
t14
100/2000
ns min/max
BUSY rising edge to DAC output response time
t15
20
ns min
LDAC rising edge to WR rising edge
t16
0
ns min
BUSY rising edge to LDAC falling edge
t17
100/2000
ns min/max
LDAC falling edge to DAC output response time
t18
8
µs typ
DAC output settling time
t19
20
ns min
CLR pulse width low
t20
40
µs max
CLR pulse activation time
1
Guaranteed by design and characterization, not production tested.
2
All input signals are specified with tR = tR = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3
See Figure 7.
4
See Figure 29.
Rev. D | Page 12 of 40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com