Electronic Components Datasheet Search
  English  ▼

X  

AD7934 Datasheet(PDF) 18 Page - Analog Devices

Part # AD7934
Description  4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7934 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD7934 Datasheet HTML 14Page - Analog Devices AD7934 Datasheet HTML 15Page - Analog Devices AD7934 Datasheet HTML 16Page - Analog Devices AD7934 Datasheet HTML 17Page - Analog Devices AD7934 Datasheet HTML 18Page - Analog Devices AD7934 Datasheet HTML 19Page - Analog Devices AD7934 Datasheet HTML 20Page - Analog Devices AD7934 Datasheet HTML 21Page - Analog Devices AD7934 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 32 page
background image
AD7933/AD7934
Rev. B | Page 18 of 32
100...000
011...111
1LSB = 2× VREF/4096 (AD7934)
1LSB = 2× VREF/1024 (AD7933)
–VREF +1 LSB
VREF
+VREF –1 LSB
100...001
100...010
011...110
000...001
000...000
111...111
Figure 17. AD7933/AD7934 Ideal Transfer Characteristic
with Twos Complement Output Coding and 2 × VREF Range
TYPICAL CONNECTION DIAGRAM
Figure 18 shows a typical connection diagram for the
AD7933/AD7934. The AGND and DGND pins are connected
together at the device for good noise suppression. If the internal
reference is used, the VREFIN/VREFOUT pin is decoupled to AGND
with a 0.47 μF capacitor to avoid noise pickup. Alternatively,
VREFIN/VREFOUT can be connected to an external reference source.
In this case, decouple the reference pin with a 0.1 μF capacitor.
In both cases, the analog input range can either be 0 V to VREF
(RANGE bit = 0) or 0 V to 2 × VREF (RANGE bit = 1). The
analog input configuration can be either four single-ended
inputs, two differential pairs, or two pseudo differential pairs
(see Table 10). The VDD pin is connected to either a 3 V or 5 V
supply. The voltage applied to the VDRIVE input controls the
voltage of the digital interface. As shown in Figure 18, it is
connected to the same 3 V supply of the microprocessor to
allow a 3 V logic interface (see the Digital Inputs section).
0.1µF
10µF
3V/5V
SUPPLY
3V
SUPPLY
AD7933/AD7934
0.1µF
0.1µF EXTERNAL VREF
0.47µF INTERNAL VREF
0 TO VREF/
0 TO 2 × VREF
AGND
DGND
W/B
CLKIN
CS
VDRIVE
VIN0
VDD
VREFIN/VREFOUT
VIN3
10µF
2.5V
VREF
RD
CONVST
WR
BUSY
DB0
DB11/DB9
+
+
+
+
+
Figure 18. Typical Connection Diagram
ANALOG INPUT STRUCTURE
Figure 19 shows the equivalent circuit of the analog input
structure of the AD7933/AD7934 in differential/pseudo
differential modes. In single-ended mode, VIN− is internally
tied to AGND. The four diodes provide ESD protection for the
analog inputs. Ensure that the analog input signals never exceed
the supply rails by more than 300 mV; doing so causes these
diodes to become forward-biased and start conducting into the
substrate. These diodes can conduct up to 10 mA without
causing irreversible damage to the part.
The C1 capacitors in Figure 19 are typically 4 pF and can
primarily be attributed to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 Ω.
The C2 capacitors are the sampling capacitors of the ADC and
typically have a capacitance of 45 pF.
For ac applications, removing high frequency components from
the analog input signal is recommended by using an RC low-
pass filter on the relevant analog input pins. In applications
where harmonic distortion and signal-to-noise ratio are critical,
drive the analog input from a low impedance source. Large
source impedances significantly affect the ac performance of the
ADC. This may necessitate the use of an input buffer amplifier.
The choice of the op amp is a function of the particular
application.
R1
C2
VIN+
VDD
C1
D
D
R1
C2
VIN–
VDD
C1
D
D
Figure 19. Equivalent Analog Input Circuit,
Conversion Phase: Switches Open, Track Phase: Switches Closed
When no amplifier is used to drive the analog input, limit the
source impedance to low values. The maximum source
impedance depends on the amount of THD that can be
tolerated. The THD increases as the source impedance increases
and performance degrades. Figure 20 and Figure 21 show a
graph of the THD vs. source impedance with a 50 kHz input
tone for both VDD = 5 V and 3 V in single-ended mode and fully
differential mode, respectively.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com