UM1618 datasheet(43/51 Pages) STMICROELECTRONICS

43 / 51 page

DocID024371 Rev 3

43/51

UM1618

API specification

Prototype

UINT32 UserMarginReadCheck (PSSD_CONFIG pSSDConfig,

UINT32 lowEnabledBlocks,

UINT32 midEnabledBlocks,

UINT32 highEnabledBlocks,

NLARGE_BLOCK_SEL nLargeEnabledBlocks,

UINT8 breakOption,

UINT8 marginLevel,

PMISR pMisrValue,

PCONTEXT_DATA pCtxData);

Arguments

Table 70. Arguments for UserMarginReadCheck

Argument

Description

Range

pSSDConfig

Pointer to the SSD Configuration

Structure.

The values in this structure are chip-

dependent. Please refer to Section 2.3

for more details.

lowEnabledBlocks

To select the array blocks in low

address space for checking.

Refer to ‘FlashErase’ for details.

midEnabledBlocks

To select the array blocks in mid

address space for being

evaluated.

Refer to ‘FlashErase’ for details.

highEnabledBlocks

To select the array blocks in high

address space for being

evaluated.

Refer to ‘FlashErase’ for details.

nLargeEnabledBlocks

To select the array blocks in Large

(128K/256K) address space for

being evaluated.

Refer to ‘FlashErase’ for details.

breakOption

To specify an option to allow

stopping the operation on errors.

Refer to ‘FlashArrayIntegrityCheck’ for

details.

marginLevel

To determine the margin level to

be used during margin read

checks.

Selects the margin level that is being

checked. Must be one of the values:

– C55_MARGIN_LEVEL_ERASE

– C55_MARGIN_LEVEL_PROGRAM

pMISRValue

Address of a MISR structure

contains the MISR values

calculated by the user.

Refer to ‘FlashArrayIntegrityCheck’ for

details.

pCtxData

Address of a context data

structure.

A data structure for storing context

variables

UM1618 Datasheet(PDF) 43 Page - STMicroelectronics

UM1618 Datasheet(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL