Electronic Components Datasheet Search
  English  ▼

X  

UM0851 Datasheet(PDF) 191 Page - STMicroelectronics

Part # UM0851
Description  SPEAr is a family of highly customizable ARM-based embedded
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0851 Datasheet(HTML) 191 Page - STMicroelectronics

Back Button UM0851 Datasheet HTML 187Page - STMicroelectronics UM0851 Datasheet HTML 188Page - STMicroelectronics UM0851 Datasheet HTML 189Page - STMicroelectronics UM0851 Datasheet HTML 190Page - STMicroelectronics UM0851 Datasheet HTML 191Page - STMicroelectronics UM0851 Datasheet HTML 192Page - STMicroelectronics UM0851 Datasheet HTML 193Page - STMicroelectronics UM0851 Datasheet HTML 194Page - STMicroelectronics UM0851 Datasheet HTML 195Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 245 page
background image
UM0851
Audio/video drivers
Doc ID 16604 Rev 2
191/245
8
Audio/video drivers
This section describes all the drivers related to SPEAr audio/video devices.
8.1
LCD controller (CLCD) driver
This section describes the driver for the CLCD controller available in SPEAr600 and
SPEAr300.
8.1.1
Hardware overview
SPEAr300 and SPEAr600 have an ARM PrimeCell Color Liquid Crystal Display Controller
(CLCD) that provides all the necessary control signals to interface directly to a variety of
color and monochrome LCD panels. The CLCD controller fetches the data for display from a
framebuffer memory in RAM and transfers it to the CLCD panel using an internal DMA.
The basic interface of the CLCD controller is shown in Figure 51. The AMBA AHB slave
interface connects the CLCD to the AMBA AHB bus and provides CPU accesses to the
registers. The AMBA AHB master interface transfers display data from a selected slave
(memory) to the PrimeCell CLCD DMA FIFOs.
The output of the panel clock generator block is the panel clock. This is a divided down
version of the CLCD reference clock. A free running reference clock must be provided to
CLCD. Panel Clock Generator can be programmed to match the bit-per-pixel data rate of the
CLCD panel.
The primary function of the timing controller block is to generate the horizontal and vertical
timing panel signals. It also provides panel bias/enable signals. These timings are all
register programmable through the AMBA AHB slave interface.
Figure 51.
Block diagram of CLCD controller
AHB slave
interface
AHB master
interface
DMA FIFO and
data formatter
CLCD controller
LCD panel data
CLCD panel
LCD panel control
LCD panel clock
Panel
clock
controller
Timing
controller
Control
and
status
register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com