UPD77112GC datasheet(28/80 Pages) NEC

28 / 80 page

Data Sheet U12801EJ4V0DS00

µµµµPD77110, 77111, 77112

7.1.2 Interrupt vector table

Addresses 0x200 through 0x23F of the instruction memory are entry points (vectors) of interrupts.

Four

instruction addresses are assigned to each interrupt source.

Vector

Interrupt Source

0x200

Reset

0x204

0x208

0x20C

Reserved

0x210

INT1

0x214

INT2

0x218

INT3

0x21C

INT4

0x220

SI1 input

0x224

SO1 output

0x228

SI2 input

0x22C

SO2 output

0x230

HI input

0x234

HO output

0x238

0x23C

Reserved

Cautions

1. Although reset is not an interrupt, it is handled like an interrupt as an entry to a vector.

2. It is recommended that unused interrupt source vectors be used to branch an error

processing routine.

3. Because a vector area also exists in the internal RAM area of the mask ROM model, this

area must be booted up.

In addition, because the entry address after reset is 0x200,

address 0x200 must be booted up even when the internal instruction RAM and interrupts are

not used.

UPD77112GC Datasheet(PDF) 28 Page - NEC

UPD77112GC Datasheet(HTML) 28 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL