| Electronic Components Datasheet Search |
|
UPD77112GC Datasheet(PDF) 22 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD77112GC Datasheet(HTML) 22 Page - NEC |
|
22 / 80 page ![]() Data Sheet U12801EJ4V0DS00 22 µµµµPD77110, 77111, 77112 2.3 Data Memory Unit The data memory unit consists of two banks of data memory and two data addressing units. 2.3.1 Data memory The capacity and type of the memory differ depending on the model of the DSP. All DSPs have two banks of data memory (X data memory and Y data memory). A 64-word peripheral area is assigned in the data memory space. • µPD77110: RAM of 24K words × 2 banks • µPD77111, 77112: RAM of 3K words × 2 banks and ROM of 16K words × 2 banks In addition, some models have an external data memory interface so that the external memory can be expanded. • µPD77110: External data memory of 32K words × 2 banks • µPD77112: External data memory of 16K words × 2 banks 2.3.2 Data addressing unit An independent data addressing unit is provided for each of the X data memory and Y data memory spaces. Each data addressing unit has four data pointers (DPn), four index registers (DNn), one modulo register (DMX or DMY), and an address ALU. 2.4 Peripheral Units A serial interface, host interface, general-purpose I/O port, and wait cycle register are provided. All these internal peripherals are mapped to the X data memory and Y data memory spaces, and are accessed from program as memory-mapped I/Os. 2.4.1 Serial interface (SIO) Two serial interfaces are provided. These serial interfaces have the following features: • Serial clock : Supplied from external source to each interface. The same clock is used for input and output on the interface. • Frame length: 8 or 16 bits, and MSB or LSB first selectable for each interface and input or output • Handshake : Handshaking with external devices is implemented with a dedicated status signal. With the internal units, polling, wait, or interrupt are used. 2.4.2 Host interface (HIO) This is an 8-bit parallel port that inputs data from or outputs data to an external host CPU or DMA controller. In the DSP, a 16-bit register is mapped to memory for input data, output data, and status. Handshaking with an external device is implemented by using a dedicated status signal. Handshaking with internal units is achieved by means of polling, wait, or interrupts. 2.4.3 General-purpose I/O port (PIO) This is a 4-bit I/O port that can be set in the input or output mode in 1-bit units. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |