| Electronic Components Datasheet Search |
|
AM4376 Datasheet(PDF) 125 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM4376 Datasheet(HTML) 125 Page - Texas Instruments |
|
125 / 261 page ![]() VDDS_RTC (A) 1.8V RTC_PWRONRSTn (B) 1.8V RTC_PMIC_EN 1.8V VDDSHVx [x=1-11] 1.8V VDDSHVx [x=1-11] 3.3V VDD_CORE (D) 1.1V VDD_MPU (D) 1.1V CLK_32K_RTC CLK_M_OSC 1.8V VDDS_DDR 1.2V/1.35V/1.5V PWRONRSTn 1.8V/3.3V (E) VDDS_SRAM_CORE_BG, VDDA1P8V_USB0/1 (C) (F) VDDS, VDDS_CLKOUT VDDS_OSC, VDDA_ADC0/1, VDDS_PLL_DDR, VDDS_PLL_CORE_LCD, VDDS_PLL_MPU, VDDS_SRAM_MPU_BB, VDDA3P3V_USB0/1 AM4376, AM4377, AM4378, AM4379 www.ti.com SPRS851B – JUNE 2014 – REVISED APRIL 2015 A. The CAP_VDD_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC_KALDO_ENn terminal to VDDS_RTC. If the internal RTC LDO is disabled, CAP_VDD_RTC should be sourced from an external 1.1-V power supply. If CAP_VDD_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on VDD_CORE. B. RTC_PWRONRSTn should be asserted for at least 1 ms and can be released before the 32-kHz clock is stable. C. These supplies can be ramped together with the VDDS, VDDSHVx [x=1-11], VDDS_CLKOUT supplies if powered from the same source. If a USB port is not used, the respective VDDA1P8V_USB may be connected to any 1.8-V power supply and the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If a system does not have a 3.3- V supply, the VDDA3P3V_USB may be connected to ground. D. VDD_MPU and VDD_CORE can be supplied from the same power source if OPPs higher than OPP100 are not used. E. PWRONRSTn input voltage thresholds are not dependent on VDDSHV3 voltage and the terminal is not fail-safe. PWRONRSTn can accept 1.8-V or 3.3-V input levels when VDDSHV3 is configured as 3.3 V. However, PWRONRSTn can only accept 1.8 V input levels when VDDSHV3 is configured as 1.8 V. For details on this input terminal, see Section 5.7. F. It is required to hold the PWRONRSTn terminal low until all the supplies have ramped and the input clock CLK_M_OSC is stable. Figure 5-6. Power Sequencing with RTC Feature Enabled, Dual-Voltage IOs Configured as 1.8 V, 3.3 V Copyright © 2014–2015, Texas Instruments Incorporated Specifications 125 Submit Documentation Feedback Product Folder Links: AM4376 AM4377 AM4378 AM4379 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |