AM4376 datasheet(128/261 Pages) TI

128 / 261 page

AM4376, AM4377, AM4378, AM4379

SPRS851B – JUNE 2014 – REVISED APRIL 2015

www.ti.com

5.12.1.3 Power-Down Sequencing

PWRONRSTn input terminal should be taken low, which stops all internal clocks before power supplies are

turned off. All other external clocks to the device should be shut off.

The preferred way to sequence power down is to have all the power supplies ramped down sequentially in the

exact reverse order of the power-up sequencing. In other words, the power supply that has been ramped up first

should be the last one that is ramped down. This ensures there would be no spurious current paths during the

power-down sequence. The VDDS, VDDS_CLKOUT power supply must ramp down after all 3.3-V VDDSHVx

[x=1-11] power supplies.

If it is desired to ramp down VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] simultaneously, it should always be

ensured that the difference between VDDS, VDDS_CLKOUT and VDDSHVx [x=1-11] during the entire power-

down sequence is <2 V. Any violation of this could cause reliability risks for the device. Further, it is

recommended to maintain VDDS, VDDS_CLKOUT

≥1.5V as all the other supplies fully ramp down to minimize

in-rush currents.

If none of the VDDSHVx [x=1-11] power supplies are configured as 3.3 V, the VDDS, VDDS_CLKOUT power

supply may ramp down along with the VDDSHVx [x=1-11] supplies or after all the VDDSHVx [x=1-11] supplies

have ramped down. It is recommended to maintain VDDS, VDDS_CLKOUT

≥1.5V as all the other supplies fully

ramp down to minimize in-rush currents.

When using simplified power-down sequence, there are no power-down requirements between the VDDS,

VDDS_CLKOUT and VDDSHVx [x=1-11] supplies and are ramped down together without any reliability

concerns.

128

Specifications

Submit Documentation Feedback

Product Folder Links: AM4376 AM4377 AM4378 AM4379

AM4376 Datasheet(PDF) 128 Page - Texas Instruments