| Electronic Components Datasheet Search |
|
AM4376 Datasheet(PDF) 215 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM4376 Datasheet(HTML) 215 Page - Texas Instruments |
|
215 / 261 page ![]() AM4376, AM4377, AM4378, AM4379 www.ti.com SPRS851B – JUNE 2014 – REVISED APRIL 2015 5.12.10 Camera (VPFE) The camera (VPFE) controller receives input video/image data from external capture devices and stores it to external memory which is transferred into the external memory via a built-in DMA engine. An internal buffer block provides a high bandwidth path between the module and the external memory. The Cortex-A9 will process the image data based on application requirements. 5.12.10.1 Camera (VPFE) Timing The following tables assume testing over recommended operating conditions. Table 5-81. VPFE Timing Requirements 1.8V, 3.3V NO. OPP50 OPP100 UNIT MIN MAX MIN MAX VF1 tc(CAMx_CLK) Cycle time, pixel clock input, CAMx_CLK 20 13.3 ns tsu(CAMx_D- VF2 Setup time, CAMx_D to CAMx_CLK rising edge 7.5 3.5 ns CAMx_CLK) tsu(CAMx_HD- VF3 Setup time, CAMx_HD to CAMx_CLK rising edge 7.5 3.5 ns CAMx_CLK) tsu(CAMx_VD- VF4 Setup time, CAMx_VD to CAMx_CLK rising edge 7.5 3.5 ns CAMx_CLK) tsu(CAMx_WEN- VF5 Setup time, CAMx_WEN to CAMx_CLK rising edge 7.5 3.5 ns CAMx_CLK) VF6 tsu(C_FLD-CAMx_CLK) Setup time, CAMx_FIELD to CAMx_CLK rising edge 7.5 3.5 ns th(CAMx_CLK- VF7 Hold time, CAMx_D valid after CAMx_CLK rising edge 6.5 2.5 ns CAMx_D) th(VDIN-HD- VF8 Hold time, CAMx_HD to CAMx_CLK rising edge 6.5 2.5 ns CAMx_CLK) th(CAMx_VD- VF9 Hold time, CAMx_VD to CAMx_CLK rising edge 6.5 2.5 ns CAMx_CLK) th(CAMx_WEN- VF10 Hold time, CAMx_WEN to CAMx_CLK rising edge 6.5 2.5 ns CAMx_CLK) VF11 th(C_FLD-CAMx_CLK) Hold time, CAMx_FIELD to CAMx_CLK rising edge 6.5 2.5 ns Table 5-82. VPFE Output Switching Characteristics 1.8V, 3.3V NO. PARAMETER OPP50 OPP100 UNIT MIN MAX MIN MAX td(CAMx_HD- VF12 Output delay time, CAMx_HD to CLK rising edge 9 15 2 9 ns CAMx_CLK) td(CAMx_VD- VF13 Output delay time, CAMx_VD to CLK rising edge 9 15 2 9 ns CAMx_CLK) td(CAMx_WEN- VF14 Output delay time, CAMx_WEN to CLK rising edge 9 15 2 9 ns CAMx_CLK) Copyright © 2014–2015, Texas Instruments Incorporated Specifications 215 Submit Documentation Feedback Product Folder Links: AM4376 AM4377 AM4378 AM4379 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |