DM385 datasheet(155/281 Pages) TI

155 / 281 page

DM385, DM388

www.ti.com

SPRS821D – MARCH 2013 – REVISED DECEMBER 2013

Table 7-19. Top-Level PLL Multiplier and Divider Limits (continued)

PARAMETER

MIN

MAX

PLL Multiplier (M)

4095(1)

M2 Post Divider

127

N2 Bypass Divider

(1)

The PLL Multiplier supports fractional values (up to 18-bits of fraction) except when the PLL Multiplier is > 4093.

Table 7-20. PLL_ARM Multiplier and Divider Limits

PARAMETER

MIN

MAX

N Pre-Divider

127

PLL Multiplier (M)(1)

2047(2)

M2 Post Divider

N2 Bypass Divider

(1)

This parameter describes the limits on the programmable multiplier value M. The multiplication factor for the PLL_ARM is equal to 2 * M

(also see Figure 7-18).

(2)

The PLL Multiplier supports fractional values (up to 18-bits of fraction) except when the PLL Multiplier is < 20 OR > 2045.

7.4.6.3

PLL Frequency Limits

Each PLL supports a minimum and maximum operating frequency for its REFCLK, CKLDCO, and

CLKOUT values. The PLLs must be configured not to exceed any of the constraints placed on these

values shown in Table 7-21 through Table 7-23. Care must be taken to stay within these limits when

selecting external clock input frequencies, internal divider values, and PLL multiply ratios. In addition,

limits shown in these tables may be further restricted by the clock frequency limitations of the device

modules using these clocks. For more detailed information on the SYSCLK and Module Clock frequency

limits, see Section 7.4.7, SYSCLKs and Section 7.4.8, Module Clocks.

Table 7-21. Top-Level PLL Frequency Ranges (ALL OPPs)

CLOCK

MIN

MAX

UNIT

REFCLK

0.5

2.5

MHz

CLKDCO (HS1)(1)

1000

2000

MHz

CLKDCO (HS2)(2)

500

1000

MHz

CLKOUT

see Table 7-23

MHz

(1)

The PLL has two modes of operation: HS1 and HS2. The mode of operation should be set, according to the desired CLKDCO

frequency, by programming the SELFREQDCO field of the ADPLLLJx_CLKCTRL registers in the Control Module.

(2)

CLKDCO of the PLL_USB is used undivided by the USB modules; therefore, CLKDCO for the PLL_USB PLL must be programmed to

960 MHz for proper operation.

Table 7-22. ARM Cortex-A8 Embedded PLL (PLL_ARM) Frequency Ranges (ALL OPPs)

CLOCK

MIN

MAX

UNIT

REFCLK

0.032

MHz

DCOCLK

2000

MHz

CLKOUT

see Table 7-23

MHz

Table 7-23. PLL CLKOUT Frequency Ranges

OPP100

PLL

UNIT

MIN

MAX

PLL_ARM

600

MHz

PLL_HDVICP

266

MHz

PLL_L3L4

200

MHz

Power, Reset, Clocking, and Interrupts

155

Submit Documentation Feedback

Product Folder Links: DM385 DM388

DM385 Datasheet(PDF) 155 Page - Texas Instruments

DM385 Datasheet(HTML) 155 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL