 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MT9074AP Datasheet(PDF) 49 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
MT9074AP Datasheet(HTML) 49 Page - Mitel Networks Corporation |
|
|
49 / 122 page  Advance Information MT9074 49 3 BPVIM Bipolar Violation Interrupt Mask. When unmasked an interrupt is initiated whenever a bipolar violation (excluding B8ZS encoding) is encountered. If 1- unmasked, 0 - masked. 2 PRBSIM Psuedo Random Bit Sequence Error Interrupt Mask. When unmasked an interrupt will be generated upon detection of an error with a channel selected for PRBS testing. 1 - unmasked, 0 - masked. 1 PDVIM Pulse Density Violation Interrupt Mask. When unmasked an interrupt is triggered whenever a sequence of excessive consecutive zeros is received on the line, or the incoming pulse density is less than N ones in a time frame of 8(N+1) where N = 1 to 23. If 1 - unmasked, 0 - masked. 0 - - - Unused. Bit Name Functional Description 7 FEOM Framing Bit Error Counter Overflow Interrupt Mask. When unmasked an interrupt is initiated whenever the framing bit error counter changes from FFH to 00H. If 1 - unmasked, 0 - masked. 6 CRCOM CRC-6 Error Counter Overflow Interrupt Mask. When unmasked an interrupt is initiated whenever the CRC-6 error counter changes from FFH to 00H. If 1 - unmasked, 0 - masked. Table 34 - Interrupt Mask Word Two (T1) (Page 1, Address 1DH) Bit Name Functional Description Table 33 - Interrupt Mask Word One (T1) (Page 1, Address 1CH 5 OOFOM Out Of Frame Counter Overflow Interrupt Mask. When unmasked an interrupt is initiated whenever the out of frame counter changes state from changes from FFH to 00H. If 1 - unmasked, 0 - masked. 4 COFAOM Change of Frame Alignment Counter Overflow Interrupt Mask. When unmasked an interrupt is initiated whenever the change of frame alignment counter changes from FFH to 00H. If 1 - unmasked, 0 - masked. 3 BPVOM Bipolar Violation Counter Overflow Interrupt Mask. When unmasked an interrupt is initiated whenever the bipolar violation counter changes from FFH to 00H. If 1- unmasked, 0 - masked. 2 PRBSOM Psuedo Random Bit Sequence Error Counter Overflow Interrupt Mask. When unmasked an interrupt will be generated whenever the PRBS error counter changes from FFH to 00H. If 1 - unmasked, 0 - masked. 1 PRBSMFOM Psuedo Random Bit Sequence Multiframe Counter Overflow Interrupt Mask. When unmasked an interrupt will be generated whenever the multiframe counter attached to the PRBS error counter overflows. FFH to 00H. If 1 - unmasked, 0 - masked. 0 MFOOFOM Multiframes Out Of Sync Overflow Interrupt Mask. When unmasked an interrupt will be generated when the multiframes out of frame counter changes from FFH to 00H. If 1 - unmasked, 0 - masked. Bit Name Functional Description Table 34 - Interrupt Mask Word Two (T1) (Page 1, Address 1DH) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
