Electronic Components Datasheet Search
  English  ▼

X  

MT9162AS Datasheet(PDF) 4 Page - Mitel Networks Corporation

Part # MT9162AS
Description  ISO2-CMOS 5 Volt Single Rail Codec
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT9162AS Datasheet(HTML) 4 Page - Mitel Networks Corporation

  MT9162AS Datasheet HTML 1Page - Mitel Networks Corporation MT9162AS Datasheet HTML 2Page - Mitel Networks Corporation MT9162AS Datasheet HTML 3Page - Mitel Networks Corporation MT9162AS Datasheet HTML 4Page - Mitel Networks Corporation MT9162AS Datasheet HTML 5Page - Mitel Networks Corporation MT9162AS Datasheet HTML 6Page - Mitel Networks Corporation MT9162AS Datasheet HTML 7Page - Mitel Networks Corporation MT9162AS Datasheet HTML 8Page - Mitel Networks Corporation MT9162AS Datasheet HTML 9Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
MT9162
Advance Information
7-164
Table 2: Bit Clock Rate Selection
TxMute pin is high. When either of these pins are low
their respective paths function normally. The -Zero
entry of Table 1 is used for the quiet code definition.
SSI Mode
The SSI BUS consists of input and output serial data
streams named Din and Dout respectively, a Clock
input signal (CLOCKin), and a framing strobe input
(STB). A 4.096 MHz master clock is also required for
SSI operation if the bit clock is less than 512 kHz.
The timing requirements for SSI are shown in
Figures 5 & 6.
In SSI mode the MT9162 supports only B-Channel
operation. Hence, in SSI mode transmit and receive
B-Channel data are always in the channel defined by
the STB input.
The data strobe input STB determines the 8-bit
timeslot used by the device for both transmit and
receive data. This is an active high signal with an 8
kHz repetition rate.
SSI operation is separated into two categories based
upon the data rate of the available bit clock. If the bit
clock is 512 kHz or greater then it is used directly by
the internal MT9162 functions allowing synchronous
operation. If the available bit clock is 128 kHz or 256
kHz, then a 4096 kHz master clock is required to
derive clocks for the internal MT9162 functions.
Applications where Bit Clock (BCL) is below 512 kHz
are designated as asynchronous. The MT9162 will
re-align its internal clocks to allow operation when
the external master and bit clocks are asynchronous.
Control pins CSL2, CSL1 and CSL0 are used to
program the bit rates.
CSL2
CSL1
CSL0
External
Clock Bit
Rate (kHz)
CLOCKin
(kHz)
1
0
0
128
4096
1
0
1
256
4096
0
0
0
512
512
0
0
1
1536
1536
0
1
0
2048
2048
0
1
1
4096
4096
Figure 3 - Audio Gain Partitioning
Serial
Port
Filter/Codec and Analog Interface
PCM
Receive
Filter Gain
0 dB
Receiver
Driver
-2.05 dB
Aout +
Aout-
20k
Ω
Internal To Device
External To Device
AIN+
AIN-
Transmit
Gain
8.42 dB
Transmit Gain
-0.37 dB
Transmit Filter
Gain
0 to +7 dB
(1 dB steps)
PCM
Analog
Input
Din
Dout
Transmit Filter
Gain
0dB
Decoder
Encoder
2.05 dB
-2.05 dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com