DLPC3433 datasheet(16/62 Pages) TI1

16 / 62 page

DLPC3433, DLPC3438

DLPS035B – FEBRUARY 2014 – REVISED JANUARY 2016

www.ti.com

6.5 Electrical Characteristics over Recommended Operating Conditions

(1) (2) (3) (4)

PARAMETER

TEST CONDITIONS(5)(6)

MIN

TYP(7)

MAX(8)

UNIT

IDLE disabled, 720p, 60Hz

161

334

V(VDD)

Core current 1.1 V (main 1.1 V)

IDLE disabled, 720p, 120Hz

185

368

IDLE disabled, 720p, 60Hz

V(VDD_PLLM)

MCG PLL 1.1 V current

IDLE disabled, 720p, 120Hz

IDLE disabled, 720p, 60Hz

V(VDD_PLLD)

DCG PLL 1.1 V current

IDLE disabled, 720p, 120Hz

V(VDD) +

IDLE disabled, 720p, 60Hz

169

348

Core Current 1.1 V + MCG PLL 1.1 V

V(VDD_PLLM)

current + DCG PLL 1.1 V current

IDLE disabled, 720p, 120Hz

193

382

+ V(VDD_PLLD)

Main 1.8 V I/O current: 1.8 V power

supply for all I/O other than the host or

IDLE disabled, 720p, 60Hz

parallel interface and the SPI flash

interface.

V(VCC18)

This includes sub-LVDS DMD I/O ,

SPACE

RESETZ, PARKZ, LED_SEL, CMP,

IDLE disabled, 720p, 120Hz

GPIO, IIC1, TSTPT and JTAG pins

SPACE

Host or parallel interface I/O current:

IDLE disabled, 720p, 60Hz

V(VCC_INTF)

1.8 to 3.3 V ( includes IIC0, PDATA,

IDLE disabled, 720p, 120Hz

video syncs, and HOST_IRQ pins)

IDLE disabled, 720p, 60Hz

1.5

V(VCC_FLSH)

Flash interface I/O current: 1.8 to 3.3 V

IDLE disabled, 720p, 120Hz

1.5

V(VCC18) +

IDLE disabled, 720p, 60Hz

22.5

Main 1.8 V I/O current + VCC_INTF

V(VCC_INTF) +

current + VCC_FLSH current

IDLE disabled, 720p, 120Hz

25.5

V(VCC_FLSH)

(1)

Assumes 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT or HVT cells

(2)

Programmable host and flash I/O are at minimum voltage (that is 1.8 V) for this typical scenario.

(3)

Max currents column use typical motion video as the input. The typical currents column uses SMPTE color bars as the input.

(4)

Some applications (that is, high-resolution 3D) may be forced to use 1-oz copper to manage ASIC package heat.

(5)

Input image is 1280 × 720 (720p) 24-bits on the parallel interface at the frame rate shown with a 0.3-inch 720p DMD.

(6)

In normal operation while displaying an image with CAIC enabled.

(7)

Assumes typical case power PVT condition = nominal process, typical voltage, typical temperature (55°C junction). 720p resolution.

(8)

Assumes worse case power PVT condition = corner process, high voltage, high temperature (105°C junction), 720p resolution.

Submit Documentation Feedback

Product Folder Links: DLPC3433 DLPC3438

DLPC3433 Datasheet(PDF) 16 Page - Texas Instruments

DLPC3433 Datasheet(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL