LAN7500 datasheet(14/58 Pages) MICROCHIP

14 / 58 page

Hi-Speed USB 2.0 to 10/100/1000 Ethernet Controller

Datasheet

DS00001734A-page 14

 2014 Microchip Technology Inc

Table 2.3 JTAG Pins

NUM PINS

NAME

SYMBOL

BUFFER

TYPE

DESCRIPTION

JTAG Test

Data Out

TDO

VO8

JTAG (IEEE 1149.1) data output.

JTAG Test

Data Input

TDI

VIS

(PU)

JTAG (IEEE 1149.1) data input.

Note:

When not used, tie this pin to

VDDVARIO.

JTAG Test

Clock

TCK

VIS

(PD)

JTAG (IEEE 1149.1) test clock.

Note:

When not used, tie this pin to VSS.

JTAG Test

Mode Select

TMS

VIS

(PU)

JTAG (IEEE 1149.1) test mode select.

Note:

When not used, tie this pin to

VDDVARIO.

Table 2.4 USB Pins

NUM PINS

NAME

SYMBOL

BUFFER

TYPE

DESCRIPTION

USB

DMINUS

USBDM

AIO

Note:

The functionality of this pin may be

swapped to USB DPLUS via the Port

Swap bit of Configuration Flags 0.

USB

DPLUS

USBDP

AIO

Note:

The functionality of this pin may be

swapped to USB DMINUS via the Port

Swap bit of Configuration Flags 0.

External USB

Bias Resistor.

USBRBIAS

Used for setting HS transmit current level and on-

chip termination impedance. Connect to an

external 12K 1.0% resistor to ground.

LAN7500 Datasheet(PDF) 14 Page - Microchip Technology

LAN7500 Datasheet(HTML) 14 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL