Electronic Components Datasheet Search
  English  ▼

X  

PEF2015 Datasheet(PDF) 79 Page - Infineon Technologies AG

Part # PEF2015
Description  ICs for Communications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEF2015 Datasheet(HTML) 79 Page - Infineon Technologies AG

Back Button PEF2015 Datasheet HTML 75Page - Infineon Technologies AG PEF2015 Datasheet HTML 76Page - Infineon Technologies AG PEF2015 Datasheet HTML 77Page - Infineon Technologies AG PEF2015 Datasheet HTML 78Page - Infineon Technologies AG PEF2015 Datasheet HTML 79Page - Infineon Technologies AG PEF2015 Datasheet HTML 80Page - Infineon Technologies AG PEF2015 Datasheet HTML 81Page - Infineon Technologies AG PEF2015 Datasheet HTML 82Page - Infineon Technologies AG PEF2015 Datasheet HTML 83Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 84 page
background image
PEF 2015
Electrical Characteristics
Semiconductor Group
79
12.97
PCM and Configurable Interface Timing
Parameter
Symbol Limit Values Unit Test Conditions
min.
max.
Clock period
t
CP
240
ns
clock frequency
≤ 4096 kHz
Clock period low
t
CPL
80
ns
Clock period high
t
CPH
100
ns
Clock period
t
CP
120
ns
clock frequency
> 4096 kHz
Clock period low
t
CPL
50
ns
Clock period high
t
CPH
50
ns
Frame set-up time to clock
t
FS
25
ns
Frame hold time from clock
t
FH
50
ns
Data clock delay
t
DCD
125
ns
Serial data input set-up time
t
S
7ns
PCM-input data
frequency > 4096 kbit/s
Serial data hold time
t
H
35
ns
Serial data input set-up time
t
S
15
ns
PCM-input data
frequency
≤ 4096 kbit/s
Serial data hold time
t
H
55
ns
Serial data input set-up time
t
S
20
ns
CFI-input data
frequency > 4096 kbit/s
Serial data hold time
t
H
50
ns
Serial data input set-up time
t
S
0ns
CFI-input data
frequency
≤ 4096 kbit/s
Serial data hold time
t
H
75
ns
PCM-serial data output delay
t
D
55
ns
Tristate control delay
t
T
60
ns
CFI-serial data output delay
t
CDF
65
ns
falling clock edge
CFI-serial data output delay
t
CDR
–
90
ns
rising clock edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com