Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

STA016T Datasheet(PDF) 23 Page - STMicroelectronics

Part # STA016T
Description  MPEG 2.5 LAYER III AUDIO DECODER SUPPORTING CD-ROM CAPABILITY & ADPCM
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA016T Datasheet(HTML) 23 Page - STMicroelectronics

Back Button STA016T Datasheet HTML 19Page - STMicroelectronics STA016T Datasheet HTML 20Page - STMicroelectronics STA016T Datasheet HTML 21Page - STMicroelectronics STA016T Datasheet HTML 22Page - STMicroelectronics STA016T Datasheet HTML 23Page - STMicroelectronics STA016T Datasheet HTML 24Page - STMicroelectronics STA016T Datasheet HTML 25Page - STMicroelectronics STA016T Datasheet HTML 26Page - STMicroelectronics STA016T Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 45 page
background image
23/45
STA016T
I_AUDIO_CONFIG_3 :
Address : 0x5D (93)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_4 register description..
I_AUDIO_CONFIG_4 :
Address : 0x5E (94)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register is used to config-
urate LR clocks (CD_LRCK & BS_LRCK) of CD & BS
input interfaces in audio mode.
I_AUDIO_CONFIG_5:
Address : 0x5F (95)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_8 register description.
I_AUDIO_CONFIG_6 :
Address : 0x60 (96)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_8 register description..
I_AUDIO_CONFIG_7 :
Address : 0x61 (97)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_8 register description..
CF11
Bit to select the reference clock used to
generate BCK if clocks are in output
(CF2=1 & CF5=1). Otherwise this bit is
useless.
0 : SYSCK
1 : PCMCK
CF12
Reserved : to be set to 1
CF13
Reserved : to be set to 1
CF14
Reserved : to be set to 0
CF15
Reserved : to be set to 0
b7
b6
b5
b4
b3
b2
b1
b0
LR7
LR6
LR5
LR4
LR3
LR2
LR1
LR0
b7
b6
b5
b4
b3
b2
b1
b0
LR15 LR14 LR13 LR12 LR11 LR10
LR9
LR8
Bit fields
Comment
LR[5:0]
Length-1 of phase 1 of LR clocks
CD_LRCK & BS_LRCK.
Max value is 31.
Bit
Comment
LR[11:6]
Length-1 of phase 2 of LR clocks
CD_LRCK & BS_LRCK.
Max value is 31.
LR[15:12]
Reserved : to be set to 0
b7
b6
b5
b4
b3
b2
b1
b0
MA7
MA6
MA5
MA4
MA3
MA2
MA1
MA0
b7
b6
b5
b4
b3
b2
b1
b0
MA15 MA14 MA13 MA12 MA11 MA10 MA9
MA8
b7
b6
b5
b4
b3
b2
b1
b0
MA23 MA22 MA21 MA20 MA19 MA18 MA17 MA16
Bit fields
Comment



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com