AD8285 datasheet(21/27 Pages) AD

21 / 27 page

Data Sheet

AD8285

Rev. B | Page 21 of 27

MEMORY MAP

READING THE MEMORY MAP TABLE

Each row in the memory map table has eight address locations.

The memory map is roughly divided into three sections: the chip

configuration registers map (Address 0x00 and Address 0x01), the

device index and transfer registers map (Address 0x05 and

Address 0xFF), and the ADC channel functions registers map

(Address 0x04 and Address 0x08 to Address 0x2C).

The leftmost column of the memory map indicates the address

(hex) number, and the default value is shown in the second

rightmost column. The Bit 7 (MSB) column is the start of the

default hexadecimal value given. For example, Address 0x09,

the GLOBAL_CLOCK register, has a default value of 0x01,

meaning that Bit 7 = 0, Bit 6 = 0, Bit 5 = 0, Bit 4 = 0, Bit 3 = 0,

Bit 2 = 0, Bit 1 = 0, and Bit 0 = 1, or 0000 0001 in binary. This

setting is the default for the duty cycle stabilizer in the on condition.

By writing a 0 to Bit 0 of this address followed by a 0x01 to the

SW transfer bit in Register 0xFF, the duty cycle stabilizer turns

off. It is important to follow each writing sequence with a write

to the SW transfer bit to update the SPI registers.

Note that all registers except Register 0x00, Register 0x04,

slave latch and require writing to the transfer bit. For more

information on this and other functions, consult the AN-877

Application Note, Interfacing to High Speed ADCs via SPI.

LOGIC LEVELS

An explanation of various registers follows: “bit is set” is

synonymous with “bit is set to Logic 1” or “writing Logic 1 for

the bit.” Similarly, “clear a bit” is synonymous with “bit is set to

Logic 0” or “writing Logic 0 for the bit.”

RESERVED LOCATIONS

Do not write to undefined memory locations except when writing

the default values suggested in this data sheet. Consider addresses

marked as 0 as reserved, and these addresses must have a 0 written

into their registers during power-up.

DEFAULT VALUES

After a reset, critical registers are automatically loaded with default

values. These values are indicated in Table 9, where an X refers

to an undefined feature.

AD8285 Datasheet(PDF) 21 Page - Analog Devices