COP685BC datasheet(17/57 Pages) NSC

17 / 57 page

Timers (Continued)

PWM Control Register (PWMCON) (Address X’00A2)

Reserved

ESEL

PWPND

PWIE

PWMD

PWON

PWEN1

PWEN0

Bit 7

Bit 0

The PWMCON Register Bits are:

Reserved This bit is reserved and must be zero.

ESEL

Edge select bit, “1” for falling edge, “0” for rising

edge.

PWPND

PWM interrupt pending bit.

PWIE

PWM interrupt enable bit.

PWMD

PWM Mode bit, “1” for PWM mode, “0” for fre-

quency monitor mode.

PWON

PWM start Bit, “1” to start timer, “0” to stop timer.

PWEN1

Enable PWM1 output function on I/O port.

Note: The associated bits in the configuration and data register of the I/O-

port have to be setup as outputs and/or inputs in addition to setting the

PWEN bits.

PWEN0

Enable PWM0 output/input function on I/O port.

PWM Mode

The PWM timer can generate PWM signals at frequencies

up to 39 kHz (@ t

c = 1 µs) with a resolution of 255 parts.

Lower PWM frequencies can be programmed via the pres-

caler.

If the PWM mode bit (PWMD) in the PWM configuration reg-

ister (PWMCON) is set to “1” the timer operates in PWM

mode. In this mode, the timer generates a PWM signal with

DS012067-12

FIGURE 12. PWM Timer Capture Mode Block Diagram

DS012067-13

FIGURE 13. PWM Timer PWM Mode Block Diagram

COP685BC Datasheet(PDF) 17 Page - National Semiconductor (TI)

COP685BC Datasheet(HTML) 17 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL