ADS8422IPFBT datasheet(3/29 Pages) TI1

3 / 29 page

www.ti.com

SPECIFICATIONS

ADS8422

SLAS512B – JUNE 2006 – REVISED DECEMBER 2006

A = –40°C to 85°C, +VA = 5 V, +VAREG = 5 V to 3 V, +VBD = 5 V to 2.7 V, fSAMPLE = 4 MSPS, Vref = 4.096 V (measured

with internal reference buffer) (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ANALOG INPUT

Full-scale input voltage(1)

+IN – (–IN)

–Vref

Vref

+IN

–0.2

Vref + 0.2

Absolute input voltage

–IN

–0.2

Vref + 0.2

Common-mode input range

(Vref)/2 – 0.2

(Vref)/2

(Vref)/2 + 0.2

Input capacitance

Input leakage current

SYSTEM PERFORMANCE

Resolution

Bits

ADS8422I

No missing codes

Bits

ADS8422IB

ADS8422I

–6

±2

LSB

Integral linearity (2)(3)

(16 bit)(2)

ADS8422IB

–2

±1

ADS8422I

–2

±0.7

LSB

Differential linearity

(16 bit)

ADS8422IB

–1

±0.7

1.5

Offset error

–0.5

±0.25

0.5

Offset error drift

±0.2

ppm/

°C

Gain error(4)(5)

Vref = 4.096 V

–0.1

±0.05

0.1

%FS

Gain error drift

Vref = 4.096 V

±2

ppm/

°C

At dc

Common-mode rejection ratio

At code 0000h with [+IN + (–IN)]/2 =

512 mVpp at 500 kHz,

Noise

At 0000h output code

µV RMS

Power supply rejection ratio

At 8000h output code

SAMPLING DYNAMICS

Conversion time

0.180

µs

Acquisition time

0.070

µs

Throughput rate

MHz

Aperture delay

Aperture jitter

ps RMS

Step response

Overvoltage recovery

140

(1)

Ideal input span, does not include gain or offset error.

(2)

LSB means least significant bit and is equal to 2VREF/65536.

(3)

This is endpoint INL, not best fit.

(4)

Measured relative to an ideal full-scale input [+IN – (–IN)] of 8.192 V.

(5)

This specification does not include the internal reference voltage error and drift.

Submit Documentation Feedback

ADS8422IPFBT Datasheet(PDF) 3 Page - Texas Instruments

ADS8422IPFBT Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL