| Electronic Components Datasheet Search |
|
DP83846 Datasheet(PDF) 48 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83846 Datasheet(HTML) 48 Page - National Semiconductor (TI) |
|
48 / 59 page ![]() 48 www.national.com 6.4.3 100BASE-TX Transmit Packet Latency Timing Note: Latency is determined by measuring the time from the first rising edge of TX_CLK occurring after the assertion of TX_EN to the first bit of the “J” code group as output from the TD ± pins. 6.4.4 100BASE-TX Transmit Packet Deassertion Timing Note: Deassertion is determined by measuring the time from the first rising edge of TX_CLK occurring after the deasser- tion of TX_EN to the first bit of the “T” code group as output from the TD ± pins. Parameter Description Notes Min Typ Max Units T4.3.1 TX_CLK to TD ± Latency 6.0 bit times Parameter Description Notes Min Typ Max Units T4.4.1 TX_CLK to TD ± Deassertion 6.0 bit times TX_CLK TX_EN TXD TD ± (J/K) IDLE DATA T4.3.1 TX_CLK TXD TX_EN TD ± (T/R) DATA IDLE T4.4.1 (T/R) DATA IDLE |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |