Electronic Components Datasheet Search
  English  ▼

X  

DP83846 Datasheet(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83846
Description  DsPHYTER ?좸ingle 10/100 Ethernet Transceiver
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83846 Datasheet(HTML) 9 Page - National Semiconductor (TI)

Back Button DP83846 Datasheet HTML 5Page - National Semiconductor (TI) DP83846 Datasheet HTML 6Page - National Semiconductor (TI) DP83846 Datasheet HTML 7Page - National Semiconductor (TI) DP83846 Datasheet HTML 8Page - National Semiconductor (TI) DP83846 Datasheet HTML 9Page - National Semiconductor (TI) DP83846 Datasheet HTML 10Page - National Semiconductor (TI) DP83846 Datasheet HTML 11Page - National Semiconductor (TI) DP83846 Datasheet HTML 12Page - National Semiconductor (TI) DP83846 Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 59 page
background image
9
www.national.com
1.7 Reset
1.8 Power and Ground Pins
RX_ER/PAUSE_EN
S, O, PU
46
PAUSE ENABLE: This strapping option allows advertise-
ment of whether or not the DTE(MAC) has implemented
both the optional MAC control sublayer and the pause func-
tion as specified in clause 31 and annex 31B of the IEEE
802.3x specification (Full Duplex Flow Control).
When left floating the Auto-Negotiation Advertisement Reg-
ister will be set to 0, indicating that Full Duplex Flow Control
is not supported.
When tied low through a 5 k
Ω, the Auto-Negotiation Adver-
tisement Register will be set to 1, indicating that Full Duplex
Flow Control is supported.
The float/pull-down status of this pin is latched into the Auto-
Negotiation Advertisement Register during Hardware-Re-
set.
CRS/LED_CFG
S, O,
PU
61
LED CONFIGURATION: This strapping option defines the
polarity and function of the FDPLX LED pin.
See Section 2.3 for further descriptions of this strapping op-
tion.
Signal Name
Type
Pin #
Description
RESET
I
62
RESET: Active Low input that initializes or re-initializes the
DP83846A. Asserting this pin low for at least 160
µs will
force a reset process to occur which will result in all internal
registers re-initializing to their default states as specified for
each bit in the Register Block section and all strapping op-
tions are re-initialized.
Signal Name
Pin #
Description
TTL/CMOS INPUT/OUTPUT SUPPLY
IO_VDD
35, 43, 57, 65
I/O Supply
IO_GND
34, 42, 53, 56, 64
I/O Ground
INTERNAL SUPPLY PAIRS
CORE_VDD
24, 49, 72
Digital Core Supply
CORE_GND
23, 48, 73
Digital Core Ground
ANALOG SUPPLY PINS
ANA_VDD
4, 7, 12, 14
Analog Supply
ANA_GND
2, 6, 9, 13, 15, 18,
Analog Ground
SUBSTRATE GROUND
SUB_GND
19, 76, 79
Bandgap Substrate connection
Signal Name
Type
Pin #
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com