EEPROM

Xin/CLK

Xout

GND

InputClock

Vctr

Vddout

VCXO

XO

LVCMOS

Y1

Y2

LV

CMOS

Pdiv1

10-Bit

Y3

Y4

Y5

Y6

LV

CMOS

Pdiv7

Pdiv6

LV

CMOS

LV

CMOS

Pdiv5

Pdiv4

LV

CMOS

LV

CMOS

Pdiv3

Pdiv2

7-Bit

LV

CMOS

Programming

and

SDA/SCL

Register

Y7

PLL Bypass

PLL1

withSSC

PLL Bypass

PLL 2

withSSC

PLL Bypass

PLL 3

withSSC

S0

S1/SDA

S2/SCL

7-Bit

7-Bit

7-Bit

7-Bit

7-Bit

CDCE937-Q1

CDCEL937-Q1

www.ti.com

SCAS892B – FEBRUARY 2010 – REVISED MAY 2010

Terminal Functions

NAME

PIN TSSOP24

TYPE

DESCRIPTION

Y1, Y2, ...

17, 15, 14, 7,

O

LVCMOS outputs

Y7

8, 12, 11

Xin/CLK

1

I

Crystal oscillator input or LVCMOS clock input (selectable via SDA/SCL bus)

Xout

20

O

Crystal oscillator output (leave open or pull up (~500k) when not used)

4

I

VCXO control voltage (leave open or pull up (~500k) when not used)

3

Power

1.8-V power supply for the device

CDCEL937: 1.8-V supply for all outputs

Vddout

6, 10, 13

Power

CDCE937: 3.3-V or 2.5-V supply for all outputs

GND

5, 9, 16

Ground

Ground

S0

2

I

User-programmable control input S0; LVCMOS inputs; Internal pullup 500k

SDA: Bidirectional serial data input/output (default configuration). LVCMOS; Internal pullup

SDA/S1

19

I/O or I

500k; or

S1: User-programmable control input; LVCMOS inputs; Internal pullup 500k

SCL: Serial clock input(default configuration), LVCMOS; Internal pullup 500k; or

SCL/S2

18

I

S2: User-programmable control input; LVCMOS inputs; Internal pullup 500k

FUNCTIONAL BLOCK DIAGRAM

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): CDCE937-Q1