Electronic Components Datasheet Search
  English  ▼

X  

ADF4107 Datasheet(PDF) 14 Page - Analog Devices

Part # ADF4107
Description  PLL Frequency Synthesizer
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4107 Datasheet(HTML) 14 Page - Analog Devices

Back Button ADF4107 Datasheet HTML 10Page - Analog Devices ADF4107 Datasheet HTML 11Page - Analog Devices ADF4107 Datasheet HTML 12Page - Analog Devices ADF4107 Datasheet HTML 13Page - Analog Devices ADF4107 Datasheet HTML 14Page - Analog Devices ADF4107 Datasheet HTML 15Page - Analog Devices ADF4107 Datasheet HTML 16Page - Analog Devices ADF4107 Datasheet HTML 17Page - Analog Devices ADF4107 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
ADF4107
Rev. 0 | Page 14 of 20
Function Latch Map
P2
P1
0
0
8/9
0
1
16/17
1
0
32/33
1
1
64/65
PD2
PD1
MODE
0
X
X
1
X0
10
1
11
1
CPI6
CPI5
CP14
CPI3
CPI2
CPI1
3k
Ω
5.1k
Ω
11k
Ω
0
0
0
1.06
0.625
0.289
0
0
1
2.12
1.25
0.580
0
1
0
3.18
1.875
0.870
0
1
1
4.24
2.5
1.160
1
0
0
5.30
3.125
1.450
1
0
1
6.36
3.75
1.730
1
1
0
7.42
4.375
2.020
1
1
1
8.50
5.0
2.320
TC4
TC3
TC2
TC1
00
003
00
017
00
1011
00
1115
01
0019
01
0123
01
1027
01
1131
10
0035
10
0139
10
1043
10
1147
11
0051
11
0155
11
1059
11
1163
F4
0
1
1
M3
M2
M1
00
0
00
1
01
0
01
1
10
0
10
1
11
0
11
1
F3
0
1
F2
0
1
F1
0
1
DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
C2 (1) C1 (0)
F1
PD1
M1
M2
M3
F3
P1
P2
CPI1
CPI2
CPI5
CPI6
TC4
PD2
F2
CPI3
CPI4
DB21
TC3
TC2
TC1
DB22
DB23
F4
F5
THREE-STATE
F5
X
0
1
NEGATIVE
POSITIVE
PRESCALER
VALUE
CURRENT
SETTING
2
CURRENT
SETTING
1
TIMER COUNTER
CONTROL
MUXOUT
CONTROL
CONTROL
BITS
PHASE DETECTOR
POLARITY
COUNTER
OPERATION
NORMAL
R, A, B COUNTERS
HELD IN RESET
CHARGE PUMP
OUTPUT
NORMAL
FASTLOCK DISABLED
FASTLOCK MODE 1
FASTLOCK MODE 2
FASTLOCK MODE
THREE-STATE OUTPUT
DIGITAL LOCK DETECT
(ACTIVE HIGH)
N DIVIDER OUTPUT
DVDD
R DIVIDER OUTPUT
N-CHANNEL OPEN-DRAIN
LOCK DETECT
SERIAL DATA OUTPUT
DGND
OUTPUT
TIMEOUT
(PFD CYCLES)
ICP (mA)
ASYNCHRONOUS POWER-DOWN
NORMAL OPERATION
ASYNCHRONOUS POWER-DOWN
SYNCHRONOUS POWER-DOWN
CE PIN
PRESCALER VALUE
Figure 25. Function Latch Map



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com