DP8432V datasheet(31/56 Pages) NSC

Part #	DP8432V

Description	microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers

PDF	56 Pages

Scroll/Zoom	100%

Manufacturer	NSC [National Semiconductor (TI)]

Direct Link	http://www.national.com

Logo

31 / 56 page

70 RAS and CAS Configuration Modes (Continued)

TLF11118 – 39

FIGURE 26a DRAM Array Setup for 4 Banks Using Address Pipelining (C6 C5 C4 e 1 1 1

or C6 C5 C4 e 0 1 0 (Also Allowing Error Scrubbing) during Programming)

TLF11118 – 40

FIGURE 26b DRAM Array Setup for Address Pipelining with 2 Banks (C6 C5 C4 e 1 0 1

or C6 C5 C4 e 0 0 1 (Also Allowing Error Scrubbing) during Programming)

74 ERROR SCRUBBING

In error scrubbing during refresh the user selects one two

or four RAS and CAS outputs per bank When performing

error detection and correction memory is always accessed

as words Since the CAS signals are not used to select

individual bytes the ECAS inputs can be tied low as shown

Figures 27a and 27b

TLF11118 – 41

FIGURE 27a DRAM Array Setup for 4 Banks Using Error Scrubbing (C6 C5 C4 e 0 1 0 during Programming)

TLF11118 – 42

FIGURE 27b DRAM Array Setup for Error Scrubbing with 2 Banks (C6 C5 C4 e 0 0 1 during Programming)

DP8432V Datasheet(PDF) 31 Page - National Semiconductor (TI)