Electronic Components Datasheet Search
  English  ▼

X  

GS2961 Datasheet(PDF) 30 Page - Semtech Corporation

Part # GS2961
Description  HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2961 Datasheet(HTML) 30 Page - Semtech Corporation

Back Button GS2961 Datasheet HTML 26Page - Semtech Corporation GS2961 Datasheet HTML 27Page - Semtech Corporation GS2961 Datasheet HTML 28Page - Semtech Corporation GS2961 Datasheet HTML 29Page - Semtech Corporation GS2961 Datasheet HTML 30Page - Semtech Corporation GS2961 Datasheet HTML 31Page - Semtech Corporation GS2961 Datasheet HTML 32Page - Semtech Corporation GS2961 Datasheet HTML 33Page - Semtech Corporation GS2961 Datasheet HTML 34Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 104 page
background image
GS2961 3Gb/s, HD, SD SDI Receiver, with Integrated
Adaptive Cable Equalizer
Data Sheet
48004 - 2
November 2009
30 of 104
Figure 4-3: GS2961 Integrated EQ Block Diagram
4.4 Serial Digital Loop-Through Output
The GS2961 contains a 100Ω differential serial output buffer which can be configured to
output either a retimed or a buffered version of the serial digital input. The SDO and SDO
outputs of this buffer can interface directly to a 3Gb/s-capable, SMPTE compliant
Gennum cable driver. See 5.3 Typical Application Circuit on page 99.
When the RC_BYP pin is set HIGH, the serial digital output is the re-timed version of the
serial input.
When the RC_BYP pin is set LOW, the serial digital output is simply the buffered version
of the serial input, bypassing the internal reclocker.
The output can be disabled by setting the SDO_EN/DIS pin LOW. The output is also
disabled when the STANDBY pin is asserted HIGH. When the output is disabled, both
SDO and SDO pins are set to VDD and remain static.
The SDO output is muted when the RC_BYP pin is set HIGH and the PLL is unlocked
(LOCKED pin is LOW). When muted, the output is held static at logic ‘0’ or logic ‘1’.
NOTE: the serial digital output is muted when the GS2961 is unlocked.
4.5 Serial Digital Reclocker
The GS2961 includes both a PLL stage and a sampling stage.
The PLL is comprised of two distinct loops:
Equalizer
Output
AGC
SDI
SDO
SDI
SDO
AGC
AGC
GAIN_SEL
DC
Restore
Table 4-1: Serial Digital Output
SDO_EN/DIS
RC_BYP
SDO/SDO
0X
Disabled
11
Re-timed
10
Buffered (not re-timed)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com