| Electronic Components Datasheet Search |
|
CS8952T Datasheet(PDF) 75 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8952T Datasheet(HTML) 75 Page - Cirrus Logic |
|
75 / 86 page ![]() DS206TPP2 75 CS8952T CrystalLAN™ 100BASE-X and 10BASE-T Transceiver CIRRUS LOGIC ADVANCED PRODUCT DATABOOK SWITCHING CHARACTERISTICS (CONT.) Parameter Symbol Min Typ Max Unit 100BASE-X MII Receive Timing “Start of Stream” to CRS asserted tRCRSA -10 11 BT “End of Stream” to CRS de-asserted tRCRSD -- 21 BT “Start of Stream” to COL asserted tRCOLA -- 11 BT “End of Stream” to COL de-asserted tRCOLD -- 21 BT RX_CLK Period tRCP -40 - ns RX_CLK Pulse Width tRCL, tRCH -20 - ns "Start of Stream" to RXD latency Aligned Alignment Bypassed tRLAT 12 5 15 - 19 9 BT RXD[3:0],RX_ER/RXD4,RX_DV setup to rising edge of RX_CLK tRDS 10 - - ns RXD[3:0],RX_ER/RXD4,RX_DV hold from rising edge of RX_CLK tRDH 10 - - ns RX_EN asserted to RX_DV, RX_ER, RXD[3:0] valid tREN - - 60 ns RX_EN de-asserted to RX_DV, RX_ER, RXD[3:0], RX_ER/RXD4 tristated tRDIS - - 60 ns Out RXD[4:0], RX_ER RX_CLK RX+/RX- RX_DV t RDS t RLAT Out Out In CRS Out t RCP t RCH t RCL t RDH t RCRSA t RCRSD COL Out t RCOLA t RCOLD RXD[4:0], RX_DV, RX_ER RX_EN In Out t REN t RDIS |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |