Electronic Components Datasheet Search
  English  ▼

X  

CS8952T Datasheet(PDF) 26 Page - Cirrus Logic

Part # CS8952T
Description  100BASE E-X AND 10BASE-T TRANSCEIVER
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8952T Datasheet(HTML) 26 Page - Cirrus Logic

Back Button CS8952T Datasheet HTML 22Page - Cirrus Logic CS8952T Datasheet HTML 23Page - Cirrus Logic CS8952T Datasheet HTML 24Page - Cirrus Logic CS8952T Datasheet HTML 25Page - Cirrus Logic CS8952T Datasheet HTML 26Page - Cirrus Logic CS8952T Datasheet HTML 27Page - Cirrus Logic CS8952T Datasheet HTML 28Page - Cirrus Logic CS8952T Datasheet HTML 29Page - Cirrus Logic CS8952T Datasheet HTML 30Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 86 page
background image
26
DS206TPP2
CS8952T
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
CIRRUS LOGIC ADVANCED PRODUCT DATABOOK
Transmission and/or reception of each byte of data
is done one nibble at a time in the following order:
MII Receive Data
The presence of recovered data on the RXD[3:0]
bus is indicated by the assertion of RX_DV.
RX_DV will remain asserted from the beginning of
the preamble (or Start of Frame Delimiter if pream-
ble is not used) to the End of Frame Delimiter.
Once RX_DV is asserted, valid data will be driven
onto RXD[3:0] synchronously with respect to
RX_CLK.
Receive errors are indicated during frame reception
by the assertion of RX_ER. It indicates that an er-
ror was detected somewhere in the frame currently
being transferred across the MII. RX_ER will tran-
sition synchronously with respect to the RX_CLK,
and will be held high for one cycle for each error
received. It is up to the MAC to ensure that a CRC
error is detected in that frame by the Logical Link
Control. Figure 2 illustrates reception without er-
rors, and Figure 3 illustrates reception with errors.
MII Transmit Data
TX_EN is used by the MAC to signal to the
CS8952T that valid nibbles of data are being pre-
sented across the MII via TXD[3:0]. TX_EN must
be asserted synchronously with the first nibble of
preamble, and must remain asserted as long as val-
id data is being presented to the MII.
TX_EN must be de-asserted within one TX_CLK
cycle after the last nibble of data (CRC) has been
presented to the CS8952T. When TX_EN is not as-
serted, data on TXD[3:0] is ignored.
MII
LSB
MSB
D0
D1
D2
D3
Nibble
Stream
D0
MAC’s Serial Bit Stream
First Bit
First
Second
Nibble
Nibble
D1 D2 D3 D4 D5 D6 D7
LSB
MSB
RX_CLK
RX_DV
RXD[3:0]
RX_ER
Preamble
SFD
SFD
Data
Data
Data
Data
Data
CRC
Figure 2. Reception without errors
RX_CLK
RX_DV
RXD[3:0]
RX_ER
Preamble
SFD
SFD
Data
Data
Data
Error
XX
XX
XX
Figure 3. Reception with errors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com