CS8952T datasheet(15/86 Pages) CIRRUS

15 / 86 page

DS206TPP2

CS8952T

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

CIRRUS LOGIC ADVANCED PRODUCT DATABOOK

TXSLEW[1:0] - Transmit Slew Rate Control. Input, Pins 61 and 60.

These three-level pins allow adjustment to the rise and fall times of the 100BASE-TX

transmitter output waveform. The rise and fall times are symmetric.

Media Interface Pins

RX+, RX- - 10/100 Receive. Differential Input Pair, Pins 91 and 92.

Differential input pair receives 10 or 100 Mb/s data from the receive port of the transformer

primary.

TX+, TX- - 10/100 Transmit. Differential Output Pair, Pins 80 and 81.

Differential output pair drives 10 or 100 Mb/s data to the transmit port of the transformer

primary.

General Pins

CLK25 - 25 MHz Clock. Tristate Output, Pin 17.

A 25 MHz Clock is output on this pin when the CS8952T is configured to use an external

reference transmit clock in TX_CLK IN MASTER mode. See the pin description for the

Transmit Clock Mode Initialization pin (TCM) for more information on TX_CLK operating

modes.

CLK25 may also be enabled regardless of the TCM pin state by clearing bit 7 of the PCS Sub-

layer Configuration Register (address 17h).

RES - Reference Resistor. Input, Pin 86.

This input should be connected to ground with a 4.99 k

Ω +/-1% series resistor. The resistor is

needed for the biasing of internal analog circuits.

TXSLEW0 pin

TXSLEW1 mode

Rise/Fall time

low

0.5 ns

low

floating

1.0 ns

low

high

1.5 ns

floating

low

2.0 ns

floating

2.5 ns

floating

high

3.0 ns

high

low

3.5 ns

high

floating

4.0 ns

high

4.5 ns

CS8952T Datasheet(PDF) 15 Page - Cirrus Logic

CS8952T Datasheet(HTML) 15 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL