| Electronic Components Datasheet Search |
|
GXM Datasheet(PDF) 163 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GXM Datasheet(HTML) 163 Page - National Semiconductor (TI) |
|
163 / 244 page ![]() Revision 3.1 163 www.national.com Integrated Functions (Continued) 4.6.8.2 PCI Write Transaction A PCI write transaction is similar to a PCI read transac- tion, consisting of an address phase and one or more data phases. Since the master provides both address and data, no turnaround cycle is required following the address phase. The data phases work the same for both read and write transactions. Figure 4-19 illustrates a write transaction. The address phasebeginsonclock 2whenFRAME#is asserted. The first and second data phases complete without delays. During data phase 3, the target inserts three wait cycles by deasserting TRDY#. For additional information refer to Chapter 3.3.2, Write Transaction, of the PCI Local Bus Specification, Revision 2.1. Figure 4-19. Basic Write Operation CLK FRAME# AD C/BE# DATA-2 DATA-3 ADDR IRDY# TRDY# DEVSEL# BUS TRANSACTION ADDR PHASE DATA PHASE DATA PHASE DATA PHASE DATA-1 BE#’s-2 BE#’s-3 BUS CMD BE#’s-1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |