Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ML610421 Datasheet(PDF) 26 Page - LAPIS Semiconductor Co., Ltd.

Part # ML610421
Description  8-bit Microcontroller with a Built-in LCD driver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LAPIS [LAPIS Semiconductor Co., Ltd.]
Direct Link  http://www.lapis-semi.com/
Logo LAPIS - LAPIS Semiconductor Co., Ltd.

ML610421 Datasheet(HTML) 26 Page - LAPIS Semiconductor Co., Ltd.

Back Button ML610421 Datasheet HTML 22Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 23Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 24Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 25Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 26Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 27Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 28Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 29Page - LAPIS Semiconductor Co., Ltd. ML610421 Datasheet HTML 30Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 31 page
background image
FEDL610421-02
ML610421
26/31
AC CHARACTERISTICS (Synchronous Serial Port)
(VDD = 1.3 to 3.6V, AVDD = 2.2 to 3.6V, VSS = AVSS = 0V, Ta = −20 to +70°C, unless otherwise specified)
Parameter
Symbol
Condition
Rating
Unit
Min.
Typ.
Max.
SCLK input cycle
(slave mode)
tSCYC
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
10
µs
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
1
µs
SCLK output cycle
(master mode)
tSCYC
SCLK*
1
s
SCLK input pulse width
(slave mode)
tSW
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
4
µs
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
0.4
µs
SCLK output pulse width
(master mode)
tSW
SCLK*
1
×0.4
SCLK*
1
×0.5
SCLK*
1
×0.6
s
SOUT output delay time
(slave mode)
tSD
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
500
ns
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
240
SOUT output delay time
(master mode)
tSD
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
500
ns
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
240
SIN input
setup time
(slave mode)
tSS
80
ns
SIN input
setup time
(master mode)
tSS
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
500
ns
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
240
SIN input
hold time
tSH
When RC oscillation is active*
2
(VDD = 1.3 to 3.6V)
300
ns
When high-speed oscillation is
active*
3 (V
DD = 1.8 to 3.6V)
80
*
1: Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1)
*
2: When RC oscillation is selected with OSCM1–0 of the frequency control register (FCON0)
*
3: When Crystal/ceramic oscillation, built-in PLL oscillation, or external clock input is selected with OSCM1–0 of the frequency
control register (FCON0)
tSD
SCLK0*
SIN0*
SOUT0*
*: Indicates the secondary function of the port.
tSD
tSS
tSH
tSW
tSW
tSCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com