MCP39F511 datasheet(41/62 Pages) MICROCHIP

41 / 62 page

 2015 Microchip Technology Inc.

DS20005393B-page 41

MCP39F511

bit 19

OVERPOW_PIN1:

Event pin 1 operation for the Overpower event

= Event mapped to Event1 pin only

= Event not mapped to a pin (Default)

bit 18

OVERCUR_PIN1:

Event pin 1 operation for the Overcurrent event

= Event mapped to Event1 pin only

= Event not mapped to a pin (Default)

bit 17

VSURGE_PIN1:

Event pin 1 operation for the Voltage Surge event

= Event mapped to Event1 pin only

= Event not mapped to a pin (Default)

bit 16

VSAG_PIN1:

Event pin 1 operation for the Voltage Sag event

= Event mapped to Event1 pin only

= Event not mapped to a pin (Default)

bits 15-12 Unimplemented: Read as ‘0’

bit 11

OVERCUR_CL:

Reset or clear bit for the Overcurrent event (Note 2)

= Event is cleared

= Event is not cleared (Default)

bit 10

OVERPOW_CL:

Reset or clear bit for the Overpower event (Note 2)

= Event is cleared

= Event is not cleared (Default)

bit 9

VSUR_CL:

Reset or clear bit for the Voltage Surge event (Note 2)

= Event is cleared

= Event is not cleared (Default)

bit 8

VSAG_CL:

Reset or clear bit for the Voltage Sag event (Note 2)

= Event is cleared

= Event is not cleared (Default)

bit 7

VSUR_LA:

Latching control of the Voltage Surge event

= Event is latched and needs to be cleared

= Event does not latch (Default)

bit 6

VSAG_LA:

Latching control of the Voltage Sag event

= Event is latched and needs to be cleared

= Event does not latch (Default)

bit 5

OVERPOW_LA:

Latching control of the Overpower event

= Event is latched and needs to be cleared

= Event does not latch (Default)

bit 4

OVERCUR_LA:

Latching control of the Overcurrent event

= Event is latched and needs to be cleared

= Event does not latch (Default)

bit 3

VSUR_TST:

Test control of the Voltage Surge event

= Simulated event is turned on

= Simulated event is turned off (Default)

bit 2

VSAG_TST:

Test control of the Voltage Sag event

= Simulated event is turned on

= Simulated event is turned off (Default)

bit 1

OVERPOW_TST:

Test control of the Overpower event

= Simulated event is turned on

= Simulated event is turned off (Default)

bit 0

OVERCUR_TST:

Test control of the Overcurrent event

= Simulated event is turned on

= Simulated event is turned off (Default)

Note 1:

The Overtemperature event bits (28-24) are only available on system versions 0xFA14 and later.

Writing a 1 to the Clear bit clears the event, either real or simulated through test bits, and then returns to a

state of 0.

EVENT CONFIGURATION REGISTER (CONTINUED)

MCP39F511 Datasheet(PDF) 41 Page - Microchip Technology

MCP39F511 Datasheet(HTML) 41 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL