Electronic Components Datasheet Search
  English  ▼

X  

AX8052F151 Datasheet(PDF) 27 Page - ON Semiconductor

Part # AX8052F151
Description  SoC Ultra-Low Power RF-Microcontroller
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AX8052F151 Datasheet(HTML) 27 Page - ON Semiconductor

Back Button AX8052F151 Datasheet HTML 23Page - ON Semiconductor AX8052F151 Datasheet HTML 24Page - ON Semiconductor AX8052F151 Datasheet HTML 25Page - ON Semiconductor AX8052F151 Datasheet HTML 26Page - ON Semiconductor AX8052F151 Datasheet HTML 27Page - ON Semiconductor AX8052F151 Datasheet HTML 28Page - ON Semiconductor AX8052F151 Datasheet HTML 29Page - ON Semiconductor AX8052F151 Datasheet HTML 30Page - ON Semiconductor AX8052F151 Datasheet HTML 31Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 34 page
background image
AX8052F151
www.onsemi.com
27
preamble, meaning that no interrupts will have to be
serviced by the microcontroller until a packet start is
detected.
The 802.15.4 is a universal DSSS mode, which can be
used with any modulation or data rate as long as it does not
violate the maximum data rate of the modulation being used.
Therefore the maximum DSSS data rate is 16 kbps for FSK
and 40 kbps for ASK and PSK.
RX AGC and RSSI
AX8052F151 features two receiver signal strength
indicators (RSSI):
1. RSSI before the digital IF channel filter.
The gain of the receiver is adjusted in order to
keep the analog IF filter output level inside the
working range of the ADC and demodulator. The
register AX5051_AGCCOUNTER contains the
current value of the AGC and can be used as an
RSSI. The step size of this RSSI is 0.625 dB. The
value can be used as soon as the RF frequency
generation sub−system has been programmed.
2. RSSI behind the digital IF channel filter.
The demodulator also provides amplitude
information in the AX5051_TRK_AMPLITUDE
register. By combining both the
AX5051_AGCCOUNTER and the
AX5051_TRK_AMPLITUDE registers, a high
resolution (better than 0.1 dB) RSSI value can be
computed at the expense of a few arithmetic
operations on the microcontroller. Formulas for
this computation can be found in the AX5051
Programming Manual.
Modulator
Depending on the transmitter settings the modulator
generates various inputs for the PA:
Table 21.
Modulation
Bit = 0
Bit = 1
Main Lobe Bandwidth
Max. Bitrate
ASK
PA off
PA on
BW = BITRATE
600 kBit/s
FSK/MSK
Df = −fdeviation
Df = +fdeviation
BW = (1 + h) ⋅BITRATE
350 kBit/s
PSK
DF = 0°
DF = 180°
BW = BITRATE
600 kBit/s
h
= modulation index. It is the ratio of the
deviation compared to the bit−rate;
fdeviation = 0.5⋅h⋅BITRATE, AX8052F151 can
demodulate signals with h < 32.
ASK
= amplitude shift keying
FSK
= frequency shift keying
MSK
= minimum shift keying; MSK is a special case
of FSK, where h = 0.5, and therefore
fdeviation = 0.25⋅BITRATE; the advantage of
MSK over FSK is that it can be demodulated
more robustly.
PSK
= phase shift keying
OQPSK = offset quadrature shift keying. The
AX8052F151 supports OQPSK. However,
unless compatibility to an existing system is
required, MSK should be preferred.
All modulation schemes are binary.
Automatic Frequency Control (AFC)
The AX8052F151 has a frequency tracking register
AX5051_TRKFREQ to synchronize the receiver frequency
to a carrier signal. For AFC adjustment, the frequency offset
can be computed with the following formula:
Df + TRKFREQ
216
BITRATE
FSKMUL
FSKMUL is the FSK oversampling factor, it depends on
the FSK bit rate and deviation used. To determine it for a
specific case, see the AX5051 Programming Manual. For
modulations other than FSK, FSKMUL = 1.
PWRMODE Register
The AX8052F151 transceiver features its own
independent power management, independent from the
microcontroller. While the microcontroller power mode is
controlled
through
the
PCON
register,
the
AX5051_PWRMODE register controls which parts of the
transceiver are operating.
Table 22. PWRMODE REGISTER
AX5051_PWRMODE
Register
Name
Description
0000
POWERDOWN
All digital and analog transceiver functions, except the register file, are disabled. VREG is
reduced to conserve leakage power. The registers are still accessible.
0100
VREGON
All digital and analog transceiver functions, except the register file, are disabled. VREG,
however is at its nominal value for operation, and all registers are accessible.
0101
STANDBY
The crystal oscillator is powered on; receiver and transmitter are off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com