Electronic Components Datasheet Search
  English  ▼

X  

AX8052F151 Datasheet(PDF) 29 Page - ON Semiconductor

Part # AX8052F151
Description  SoC Ultra-Low Power RF-Microcontroller
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AX8052F151 Datasheet(HTML) 29 Page - ON Semiconductor

Back Button AX8052F151 Datasheet HTML 25Page - ON Semiconductor AX8052F151 Datasheet HTML 26Page - ON Semiconductor AX8052F151 Datasheet HTML 27Page - ON Semiconductor AX8052F151 Datasheet HTML 28Page - ON Semiconductor AX8052F151 Datasheet HTML 29Page - ON Semiconductor AX8052F151 Datasheet HTML 30Page - ON Semiconductor AX8052F151 Datasheet HTML 31Page - ON Semiconductor AX8052F151 Datasheet HTML 32Page - ON Semiconductor AX8052F151 Datasheet HTML 33Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 34 page
background image
AX8052F151
www.onsemi.com
29
APPLICATION INFORMATION
Typical Application Diagrams
Connecting to Debug Adapter
Figure 9. Typical Application Diagram with Connection to the Debug Adapter
GND
GND
VDDA
GND
ANTP
ANTN
GND
GND
RESET_N
DBG_EN
PB7
PB6
PB5
PB4
VDDA
PB3
AX8052F151
100pF
4.7uF
DBG_EN
DBG_RT_N
GND
DBG_CLK
DBG_DATA
GND
DBG_VDD
Jumper JP1
1
2
3
4
5
6
7
8
16 MHz XTAL
32 kHz XTAL
Debug adapter
connector
1uF
Short Jumper JP1−1 if it is desired to supply the target
board from the Debug Adapter (50 mA max). Connect the
bottom exposed pad of the AX8052F151 to ground.
If the debugger is not running, PB6 and PB7 are not driven
by the Debug Adapter. If the debugger is running, the PB6
and PB7 values that the software reads may be set using the
Pin Emulation feature of the debugger.
PB3 is driven by the debugger only to bring the
AX8052F151 out of Deep Sleep. It is high impedance
otherwise.
The 32 kHz crystal is optional, the fast crystal at pins
CLK16N and CLK16P is used as reference frequency for the
RF RX/TX. Crystal load capacitances should be chosen
according to the crystal’s datasheet. At pins CLK16N and
CLK16P they the internal programmable capacitors may be
used, at pins PA3 and PA4 capacitors must be connected
externally.
It is mandatory to add 1
mF (low ESR) between VREG and
GND. Decoupling capacitors are not all drawn. It is
recommended to add 100 nF decoupling capacitor for every
VDDA and VDD_IO pin. In order to reduce noise on the
antenna inputs it is recommended to add 27 pF on the VDD
pins close to the antenna interface.
The AX8052F151 has an integrated voltage regulator for
the analog supply voltages, which generates a stable supply
voltage VREG from the voltage applied at VDD_IO. Use
VREG to supply all the VDDA supply pins and also to DC
power to the pins ANTP and ANTN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com