Electronic Components Datasheet Search
  English  ▼

X  

PM5347 Datasheet(PDF) 31 Page - PMC-Sierra, Inc

Part # PM5347
Description  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 31 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 27Page - PMC-Sierra, Inc PM5347 Datasheet HTML 28Page - PMC-Sierra, Inc PM5347 Datasheet HTML 29Page - PMC-Sierra, Inc PM5347 Datasheet HTML 30Page - PMC-Sierra, Inc PM5347 Datasheet HTML 31Page - PMC-Sierra, Inc PM5347 Datasheet HTML 32Page - PMC-Sierra, Inc PM5347 Datasheet HTML 33Page - PMC-Sierra, Inc PM5347 Datasheet HTML 34Page - PMC-Sierra, Inc PM5347 Datasheet HTML 35Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
15
Pin Name
Type
Pin
No.
Function
ALOS+
ALOS-
PECL
Input
137
138
The analog loss of signal (ALOS+/-) differential
inputs are used to indicate a loss of receive signal
power. When ALOS+/- is asserted, the data on
the receive data (RXD+/-) pins is forced to all
zeros and the phase locked loop switches to the
reference clock (RRCLK+/-) to keep the recovered
clock in range. These inputs must be DC coupled.
Please refer to the Operation section for a
discussion of PECL interfacing issues.
RATP
Analog
152
This analog test point (RATP) is provided for
production test purposes. Connect this pin to
ground.
LF+,
LF-,
LFO
Analog
151
150
149
Passive components connected to the recovery
loop filter (LF+, LF- and LFO) pins determine the
dynamics of the clock recovery unit. Refer to the
Operation section for details.
TBYP
Input
113
If the transmit bypass (TBYP) input is high,
transmit clock synthesis is disabled and TRCLK+/-
becomes the line rate clock of 155.52 MHz or
51.84 MHz. If TBYP is low, the transmit clock is
synthesized from a 19.44 MHz or 6.48 MHz
reference. TBYP requires an external pull down
resistor.
TRCLK+
TRCLK-
PECL
Input
120
121
The transmit differential reference clock inputs
(TRCLK+, TRCLK-) must be a jitter-free 19.44
MHz or 6.48 MHz reference clock when clock
synthesis is enabled. When clock synthesis is
bypassed, TRCLK+/- is nominally a 155.52 MHz
or 51.84 MHz 50% duty cycle clock. This clock
provides timing for the S/UNI-PLUS transmit
functions. TRCLK+/- may be left unconnected
when S/UNI-PLUS loop timing is enabled, or
when the transmit clock is synthesized from the
receive reference (RRCLK+/-). Please refer to the
Operation section for a discussion of PECL
interfacing issues.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com