Electronic Components Datasheet Search
  English  ▼

X  

PM5347 Datasheet(PDF) 99 Page - PMC-Sierra, Inc

Part # PM5347
Description  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 99 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 95Page - PMC-Sierra, Inc PM5347 Datasheet HTML 96Page - PMC-Sierra, Inc PM5347 Datasheet HTML 97Page - PMC-Sierra, Inc PM5347 Datasheet HTML 98Page - PMC-Sierra, Inc PM5347 Datasheet HTML 99Page - PMC-Sierra, Inc PM5347 Datasheet HTML 100Page - PMC-Sierra, Inc PM5347 Datasheet HTML 101Page - PMC-Sierra, Inc PM5347 Datasheet HTML 102Page - PMC-Sierra, Inc PM5347 Datasheet HTML 103Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
83
TACPI:
The TACPI bit is a logic one when an interrupt request is active from the TACP
block. The TACP interrupt sources are enabled in the TACP Interrupt
Control/Status Register.
SPTBI:
The SPTBI bit is a logic one when an interrupt request is active from the
SPTB block. The SPTB interrupt sources are enabled in the SPTB Control
Register and the SPTB Path Signal Label Status Register.
SSTBI:
The SSTBI bit is a logic one when an interrupt request is active from the
SSTB block. The SSTB interrupt sources are enabled in the SSTB Control
Register and the SSTB Synchronization Message Status Register.
MISCI:
The MISCI bit is a logic one when an interrupt request is active from the
Parallel Input/Output block, the S1 Change Block, the Clock Synthesis Block,
the Clock Recovery Block, the BERM block or the APS Block. The Parallel
Input/Output interrupt sources are enabled in the S/UNI-PLUS Parallel Input
Port Enable Register. The S1 Change interrupt and the APS interrupt
sources are enabled in the S/UNI-PLUS APS Control/Status Register. The
Clock Synthesis interrupt soure is enabled in the S/UNI-PLUS Clock
Synthesis Control and Status Register. The Clock Recovery interrupt soure is
enabled in the S/UNI-PLUS Clock Recovery Control and Status Register. The
BERM interrupt source is enabled in the BERM Control Register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com