Electronic Components Datasheet Search
  English  ▼

X  

PM5347 Datasheet(PDF) 42 Page - PMC-Sierra, Inc

Part # PM5347
Description  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 42 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 38Page - PMC-Sierra, Inc PM5347 Datasheet HTML 39Page - PMC-Sierra, Inc PM5347 Datasheet HTML 40Page - PMC-Sierra, Inc PM5347 Datasheet HTML 41Page - PMC-Sierra, Inc PM5347 Datasheet HTML 42Page - PMC-Sierra, Inc PM5347 Datasheet HTML 43Page - PMC-Sierra, Inc PM5347 Datasheet HTML 44Page - PMC-Sierra, Inc PM5347 Datasheet HTML 45Page - PMC-Sierra, Inc PM5347 Datasheet HTML 46Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
26
Pin Name
Type
Pin
No.
Function
TDAT[0]
TDAT[1]
TDAT[2]
TDAT[3]
TDAT[4]
TDAT[5]
TDAT[6]
TDAT[7]
TDAT[8]
TDAT[9]
TDAT[10]
TDAT[11]
TDAT[12]
TDAT[13]
TDAT[14]
TDAT[15]
Input
47
48
49
50
51
52
53
54
55
56
57
58
59
62
63
64
The transmit cell data (TDAT[15:0]) bus carries the
ATM cell octets that are written to the transmit
FIFO. When the 16-bit SCI-PHY interface is
selected, (BUS8 is tied low), TDAT[15:0] contains
the 16-bit wide word bus. When the 8-bit SCI-
PHY interface is selected (BUS8 is tied high),
TDAT[7:0] contains the 8-bit wide word bus
(TDAT[15:8] is not used). TDAT[15:0] is sampled
on the rising edge of TFCLK and is considered
valid only when TWRENB is simultaneously
asserted.
TXPRTY[0]
TXPRTY[1]
Input
65
66
The transmit parity (TXPRTY[1:0]) signals indicate
the parity of the TDAT[15:0] bus. TXPRTY[1] is
expected to be the parity calculation over the
TDAT[15:8] bus. TXPRTY[0] is expected to be the
parity calculation over the TDAT[7:0] bus.
Alternately, the device can be configured so that
TXPRTY[1] is expected to be the parity calculation
over the entire TDAT[15:0] bus. TXPRTY[0]
should be tied low in this case. Odd or even parity
selection can be made using the TACP FIFO
Control register. TXPRTY[1:0] is sampled on the
rising edge of TFCLK and is considered valid only
when TWRENB is simultaneously asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com