ST7LITEUS5 datasheet(32/136 Pages) STMICROELECTRONICS

32 / 136 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

Supply, reset and clock management

ST7LITEUS2, ST7LITEUS5

32/136

6.3.4

AVD Threshold Selection register (AVDTHCR)

Reset value: 0000 0011 (03h)

6.3.5

Clock Controller Control/Status register (CKCNTCSR)

Read/Write

Reset value: 0000 1001 (09h)

CK2

CK1

CK0

AVD1

AVD0

Read / Write

Bits 7:5 CK[2:0] Internal RC Prescaler Selection

These bits are set by software and cleared by hardware after a reset. These bits

select the prescaler of the internal RC oscillator. See Figure 10 on page 34 and

Table 6.

Bits 4:2 Reserved, must be kept cleared.

Bits 1:0 AVD Threshold Selection bits. Refer to Section 7.4: System integrity management

(SI).

Table 6.

Internal RC prescaler selection bits(1)

If the internal RC is used with a supply operating range below 3.3 V, a division ratio of at least 2 must be

enabled in the RC prescaler.

CK2

CK1

CK0

fOSC

fRC

fRC/2

fRC/4

fRC/8

fRC/16

0000

AWU_FLAG

RC_

FLAG

0RC/AWU

Read / Write

Bits 7:4 Reserved, must be kept cleared.

Bit 3 AWU_FLAG AWU Selection

This bit is set and cleared by hardware

0: No switch from AWU to RC requested

1: AWU clock activated and temporization completed

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS5 Datasheet(PDF) 32 Page - STMicroelectronics

ST7LITEUS5 Datasheet(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL