ST7LITEUS5 datasheet(35/136 Pages) STMICROELECTRONICS

35 / 136 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS2, ST7LITEUS5

Supply, reset and clock management

35/136

6.4

Reset sequence manager (RSM)

6.4.1

Introduction

The reset sequence manager includes three reset sources as shown in Figure 12:

●

External RESET source pulse

●

Internal LVD reset (low voltage detection)

●

Internal WATCHDOG reset

Note:

A reset can also be triggered following the detection of an illegal opcode or prebyte code.

Refer to Figure 12.

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory

map.

The basic reset sequence consists of 3 phases as shown in Figure 11:

●

Active phase depending on the reset source

●

64 CPU clock cycle delay

●

RESET vector fetch

Caution:

When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is

not programmed. For this reason, it is recommended to keep the RESET pin in low state

until programming mode is entered, in order to avoid unwanted behavior.

The 64 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery

has taken place from the Reset state.

The RESET vector fetch phase duration is 2 clock cycles.

Figure 11.

Reset sequence phases

RESET

Active phase

INTERNAL RESET

64 CLOCK CYCLES

FETCH

VECTOR

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS5 Datasheet(PDF) 35 Page - STMicroelectronics

ST7LITEUS5 Datasheet(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL