HT45F65 datasheet(160/231 Pages) HOLTEK

160 / 231 page

Rev. 1.60

160

�ove��e� �� 01�

Rev. 1.60

161

�ove��e� �� 01�

HT45F65/HT45F66/HT45F67

Glucose Meter 8-Bit Flash MCU

I2C Interface

TheI2Cinterfaceisusedtocommunicatewithexternalperipheraldevicessuchassensorsetc.

OriginallydevelopedbyPhilips,itisatwolinelowspeedserialinterfaceforsynchronousserial

datatransfer.Theadvantageofonlytwolinesforcommunication,relativelysimplecommunication

protocolandtheabilitytoaccommodatemultipledevicesonthesamebushasmadeitanextremely

popularinterfacetypeformanyapplications.

De vi ce

Sl av e

De vi ce

Ma st er

De vi ce

Sl av e

VD D

SD A

SC L

I2C Master/Slave Bus Connection

I2C Interface Operation

TheI2Cserialinterfaceisatwolineinterface,aserialdataline,SDA,andserialclockline,SCL.As

manydevicesmaybeconnectedtogetheronthesamebus,theiroutputsarebothopendraintypes.

Forthisreasonitisnecessarythatexternalpull-highresistorsareconnectedtotheseoutputs.Note

thatnochipselectlineexists,aseachdeviceontheI2Cbusisidentifiedbyauniqueaddresswhich

willbetransmittedandreceivedontheI2Cbus.

WhentwodevicescommunicatewitheachotheronthebidirectionalI2Cbus,oneisknownasthe

masterdeviceandoneastheslavedevice.Bothmasterandslavecantransmitandreceivedata,

however,itisthemasterdevicethathasoverallcontrolofthebus.Forthisdevice,whichonly

operatesinslavemode,therearetwomethodsoftransferringdataontheI2Cbus,theslavetransmit

modeandtheslavereceivemode.

ThereareseveralconfigurationoptionsassociatedwiththeI2Cinterface.Oneoftheseistoenable

thefunctionwhichselectstheSIMpinsratherthannormalI/Opins.Notethatiftheconfiguration

optiondoesnotselecttheSIMfunctionthentheSIMENbitintheSIMC0registerwillhaveno

effect.AconfigurationoptionexiststoallowaclockotherthanthesystemclocktodrivetheI2C

interface.AnotherconfigurationoptiondeterminesthedebouncetimeoftheI2Cinterface.Thisuses

theinternalclocktoineffectaddadebouncetimetotheexternalclocktoreducethepossibilityof

glitchesontheclocklinecausingerroneousoperation.Thedebouncetime,ifselected,canbechosen

tobeeither1or2systemclocks.

ST AR T si gnal

fr om M as te r

S end sl av e a ddr es s

and R/ W bi t f ro m Ma st er

Ac kn ow le dge

fr om s la ve

Se nd d at a by te

fr om M as te r

Ac kn ow le dg e

fr om s la ve

ST OP s i gnal

fr om M as te r

HT45F65 Datasheet(PDF) 160 Page - Holtek Semiconductor Inc

HT45F65 Datasheet(HTML) 160 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL