Electronic Components Datasheet Search
  English  ▼

X  

M0519LE3AE Datasheet(PDF) 47 Page - List of Unclassifed Manufacturers

Part # M0519LE3AE
Description  32-bit Microcontroller
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

M0519LE3AE Datasheet(HTML) 47 Page - List of Unclassifed Manufacturers

Back Button M0519LE3AE Datasheet HTML 43Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 44Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 45Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 46Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 47Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 48Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 49Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 50Page - List of Unclassifed Manufacturers M0519LE3AE Datasheet HTML 51Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 69 page
background image
M0519
Nov. 02, 2016
Page 47 of 69
Rev 1.02
I
2C Serial Interface Controller (I²C)
6.13
6.13.1 Overview
I
2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data
exchange between devices. The I
2C standard is a true multi-master bus including collision
detection and arbitration that prevents data corruption if two or more masters attempt to control
the bus simultaneously. I
2C controller supports Power-down wake-up function.
6.13.2 Features
The I
2C bus uses two wires (SDA and SCL) to transfer information between devices connected to
the bus. The main features of the bus are:
Master/Slave mode
Bidirectional data transfer between masters and slaves
Multi-master bus (no central master)
Arbitration between simultaneously transmitting masters without corruption of serial data on
the bus
Serial clock synchronization allows devices with different bit rates to communicate via one
serial bus
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer
A built-in a 14-bit time out counter requested the I
2C interrupt if the I2C bus hangs up and
timer-out counter overflows.
External pull-up resistors are needed for high output
Programmable clocks allow versatile rate control
Supports 7-bit addressing mode
Supports multiple address recognition ( four slave address with mask option)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com