| Electronic Components Datasheet Search |
|
CS497014 Datasheet(PDF) 23 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS497014 Datasheet(HTML) 23 Page - Cirrus Logic |
|
23 / 31 page ![]() CS4970x4 Data Sheet 32-bit High Definition Audio Decoder DSP Family DS752F1 23 Figure 14. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK) 5.17 Switching Characteristics — SDRAM Interface Refer to Figure 15 through Figure 18. (SD_CLKOUT = SD_CLKIN) Parameter Symbol Min Typical Max Unit SD_CLKIN high time tsdclkh 2.3 —— ns SD_CLKIN low time tsdclkl 2.3 —— ns SD_CLKOUT rise/fall time tsdclkrf —— 1ns SD_CLKOUT Frequency —— 150 — MHz SD_CLKOUT duty cycle — 45 — 55 % SD_CLKOUT rising edge to signal valid tsdcmdv —— 3.8 ns Signal hold from SD_CLKOUT rising edge tsdcmdh — 1.1 — ns SD_CLKOUT rising edge to SD_DQMn valid tsddqv — 3.8 — ns SD_DQMn hold from SD_CLKOUT rising edge tsddqh 1.38 —— ns SD_DATA valid setup to SD_CLKIN rising edge tsddsu 1.3 —— ns SD_DATA valid hold to SD_CLKIN rising edge tsddh 2.1 —— ns SD_CLKOUT rising edge to ADDRn valid tsdav — 3.8 — ns DAO_SCLK DAO_LRCLK DAO_Dx tdaoslrts tdaosclk DAO_SCLK DAO_LRCLK tdaosstlr tdaosdv tdaosclk DAO_Dx Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |