 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC87372 Datasheet(PDF) 99 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87372 Datasheet(HTML) 99 Page - National Semiconductor (TI) |
|
|
99 / 144 page  7.0 Fan Speed Monitor (Continued) 99 www.national.com Revision 1.2 7.3.5 Fan Speed Monitor Speed High Register (FMSPRH) This register contains the high byte (bits 15-8) of the current fan speed value, which is updated once per fan revolution. It is reset to 00h. FMSPRH register must be read last; see Section 7.3.4 on page 98. Power Well: VDD3 Location: Device specific Type: RO 7.3.6 Fan Speed Monitor Control and Status Register (FMCSR) This register contains control and status bits of the Fan Speed Monitor unit. FMCSR is reset to 10h. Power Well: VDD3 Location: Device specific Type: Varies per bit Bit 76 5 43210 Name FAN_SPD_HIGH Reset 0 0 0 00000 Bit Description 7-0 FAN_SPD_HIGH (Fan Speed Value - High). This field contains the high byte of the current fan speed value. See Section 7.3.4 on page 98 for the description of this field. Bit 76543210 Name TPPR Reserved FILTER_DIS IRQ_EN OVFLOW OVR_THR SPD_RDY Reset 00010000 Bit Type Description 7 R/W TPPR (Tachometer Pulses Per Revolution). This bit selects the number of pulses per fan revolution generated by the tachometer and thus the division factor of the incoming pulses at the FANTACH pin. 0: Two pulses per revolution: division by 2 (default) 1: One pulse per revolution: no division To prevent unpredictable results, the value of this bit can only be changed when the corresponding FANMON_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61). 6-5 – Reserved. 4 R/W FILTER_DIS (Filter Disable). When this bit is set to 1, the digital Low Pass Filter on the FANTACH input is disabled. 0: Digital Low Pass Filter enabled 1: Digital Low Pass Filter disabled (default) To prevent unpredictable results, the value of this bit can only be changed when the corresponding FANMON_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61). 3 R/W IRQ_EN (Fan Interrupt Enable). This bit controls the routing of Overflow and Over Threshold events to the FSM module interrupt. 0: Interrupt disabled (default) 1: Interrupt enabled. An interrupt is asserted when either OVR_THR bit or OVFLOW bit is set to 1. 2 R/W1C OVFLOW (Overflow). This bit indicates that the number of clock cycles counted during one full revolution of the fan exceeds 65536 (FFFFh) clocks. This is equivalent to a fan speed slower than 29.3 RPM. At this speed, fan cooling is inefficient; therefore, the fan is considered stopped and an interrupt (if enabled) is issued. Writing 1 to this bit clears it to 0. 0: No overflow occurred since the last time this bit was cleared by writing 1 (default) 1: Counter overflow (FFFFh) occurred |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
