AD9253 datasheet(38/41 Pages) AD

38 / 41 page

Data Sheet

AD9253

Rev. B | Page 37 of 40

than the value of Bits[2:0], Register 0x0B. See Table 19 for more

information.

Table 19. Input Clock Phase Adjust Options

Input Clock Phase

Adjust, Bits[6:4]

Number of Input Clock Cycles of

Phase Delay

000 (Default)

001

010

011

100

101

110

111

Bits[3:0]—Output Clock Phase Adjust

Table 20. Output Clock Phase Adjust Options

Output Clock (DCO),

Phase Adjust, Bits[3:0]

DCO Phase Adjustment (Degrees

Relative to D0±x/D1±x Edge)

0000

0001

0010

120

0011 (Default)

180

0100

240

0101

300

0110

360

0111

420

1000

480

1001

540

1010

600

1011

660

Serial Output Data Control (Register 0x21)

The serial output data control register is used to program the

AD9253 in various output data modes depending upon the data

capture solution. Table 21 describes the various serialization

options available in the AD9253.

Resolution/Sample Rate Override (Register 0x100)

This register is designed to allow the user to downgrade the device

(that is, establish lower power) for applications that do not require

full sample rate. Settings in this register are not initialized until Bit 0

of the transfer register (Register 0xFF) is set to 1.

This function does not affect the sample rate; it affects the

maximum sample rate capability of the ADC, as well as the

resolution.

User I/O Control 2 (Register 0x101)

Bits[7:1]—Open

Bit 0—SDIO Pull-Down

Bit 0 can be set to disable the internal 30 kΩ pull-down on the

SDIO pin, which can be used to limit the loading when many

devices are connected to the SPI bus.

User I/O Control 3 (Register 0x102)

Bits[7:4]—Open

Bit 3—VCM Power-Down

Bit 3 can be set high to power down the internal VCM

generator. This feature is used when applying an external

reference.

Bits[2:0]—Open

Table 21. SPI Register Options

Serialization Options Selected

Contents

Serial Output Number

of Bits (SONB)

Frame Mode

Serial Data Mode

DCO Multiplier

Timing Diagram

0x30

16-bit

1×

DDR two-lane bytewise

4 × fS

Figure 2 (default setting)

0x20

16-bit

1×

DDR two-lane bitwise

4 × fS

Figure 2

0x10

16-bit

1×

SDR two-lane bytewise

8 × fS

Figure 2

0x00

16-bit

1×

SDR two-lane bitwise

8 × fS

Figure 2

0x34

16-bit

2×

DDR two-lane bytewise

4 × fS

Figure 4

0x24

16-bit

2×

DDR two-lane bitwise

4 × fS

Figure 4

0x14

16-bit

2×

SDR two-lane bytewise

8 × fS

Figure 4

0x04

16-bit

2×

SDR two-lane bitwise

8 × fS

Figure 4

0x40

16-bit

1×

DDR one-lane

8 × fS

Figure 6

0x32

12-bit

1×

DDR two-lane bytewise

3 × fS

Figure 3

0x22

12-bit

1×

DDR two-lane bitwise

3 × fS

Figure 3

0x12

12-bit

1×

SDR two-lane bytewise

6 × fS

Figure 3

0x02

12-bit

1×

SDR two-lane bitwise

6 × fS

Figure 3

0x36

12-bit

2×

DDR two-lane bytewise

3 × fS

Figure 5

0x26

12-bit

2×

DDR two-lane bitwise

3 × fS

Figure 5

0x16

12-bit

2×

SDR two-lane bytewise

6 × fS

Figure 5

0x06

12-bit

2×

SDR two-lane bitwise

6 × fS

Figure 5

0x42

12-bit

1×

DDR one-lane

6 × fS

Figure 7

AD9253 Datasheet(PDF) 38 Page - Analog Devices

AD9253 Datasheet(HTML) 38 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL