AD9253 datasheet(27/41 Pages) AD

27 / 41 page

AD9253

Data Sheet

Rev. B | Page 26 of 40

DIGITAL OUTPUTS AND TIMING

The AD9253 differential outputs conform to the ANSI-644 LVDS

standard on default power-up. This can be changed to a low power,

reduced signal option (similar to the IEEE 1596.3 standard) via the

SPI. The LVDS driver current is derived on chip and sets the

output current at each output equal to a nominal 3.5 mA. A 100 Ω

differential termination resistor placed at the LVDS receiver

inputs results in a nominal 350 mV swing (or 700 mV p-p

differential) at the receiver.

When operating in reduced range mode, the output current is

reduced to 2 mA. This results in a 200 mV swing (or 400 mV p-p

differential) across a 100 Ω termination at the receiver.

The AD9253 LVDS outputs facilitate interfacing with LVDS

receivers in custom ASICs and FPGAs for superior switching

performance in noisy environments. Single point-to-point net

topologies are recommended with a 100 Ω termination resistor

placed as close to the receiver as possible. If there is no far-end

receiver termination or there is poor differential trace routing,

timing errors may result. To avoid such timing errors, it is

recommended that the trace length be less than 24 inches and

that the differential output traces be close together and at equal

lengths. An example of the FCO and data stream with proper

trace length and position is shown in Figure 70. Figure 71 shows

the LVDS output timing example in reduced range mode.

D0 500mV/DIV

D1 500mV/DIV

DCO 500mV/DIV

FCO 500mV/DIV

4ns/DIV

Figure 70. AD9253-125, LVDS Output Timing Example in ANSI-644 Mode

(Default)

D0 400mV/DIV

D1 400mV/DIV

DCO 400mV/DIV

FCO 400mV/DIV

4ns/DIV

Figure 71. AD9253-125, LVDS Output Timing Example in Reduced Range Mode

An example of the LVDS output using the ANSI-644 standard

(default) data eye and a time interval error (TIE) jitter histo-

gram with trace lengths less than 24 inches on standard FR-4

material is shown in Figure 72.

200ps

250ps

300ps

350ps

400ps

450ps

500ps

500

400

300

200

100

–500

–400

–300

–200

–100

–0.8ns

–0.4ns

0ns

0.4ns

0.8ns

EYE: ALL BITS

ULS: 7000/400354

Figure 72. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths

Less than 24 Inches on Standard FR-4 Material, External 100 Ω Far-End

Termination Only

AD9253 Datasheet(PDF) 27 Page - Analog Devices

AD9253 Datasheet(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL